 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| 132 RGB Segment & 162 Common Driver For 65,536 Color STN LCD Mar. 08, 2004 Ver. 1.5 Prepared by SuNam, Park ray.park@samsung.com Checked by JeaHoon.Lee jhoon.lee@samsung.com Approved by Yhong-Deug, Ma yd.ma@samsung.com System LSI Division Semiconductor Business SAMSUNG ELECTRONICS CO., LTD. 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 CONTENTS INTRODUCTION.........................................................................................................................................................1 FEATURES.................................................................................................................................................................1 BLOCK DIAGRAM .....................................................................................................................................................2 PAD CONFIGURATION .............................................................................................................................................3 PIN CONFIGURATION...............................................................................................................................................4 PIN CONFIGURATION...............................................................................................................................................5 PAD CENTER COORDINATES .................................................................................................................................6 PIN DESCRIPTION...................................................................................................................................................12 FUNCTIONAL DESCRIPTION .................................................................................................................................15 MPU INTERFACE .............................................................................................................................................15 DISPLAY DATA RAM........................................................................................................................................19 INSTRUCTION DESCRIPTION................................................................................................................................28 INSTRUCTION PARAMETER..................................................................................................................................57 POWER ON/OFF SEQENCE ...................................................................................................................................60 SPECIFICATIONS ....................................................................................................................................................62 ABSOLUTE MAXIMUM RATINGS....................................................................................................................62 OPERATING VOLTAGE ...................................................................................................................................62 DC CHARACTERISTICS (1).............................................................................................................................63 DC CHARACTERISTICS (2).............................................................................................................................64 DC CHARACTERISTICS (3).............................................................................................................................65 DC CHARACTERISTICS (4).............................................................................................................................66 DC CHARACTERISTICS (5).............................................................................................................................67 AC CHARACTERISTICS ..................................................................................................................................68 SERIES SPECIFICATIONS......................................................................................................................................71 SYSTEM APPLICATION DIAGRAM........................................................................................................................72 OTP CALIBRATION MODE .....................................................................................................................................74 SEQUENCE FOR SETTING THE MODIFIED ELECTRONIC VOLUME .........................................................74 EPROM CELL STRUCTURE ............................................................................................................................75 V1OUT CALIBRATION FLOW ..........................................................................................................................75 VOLTAGES AND WAVEFORMS FOR OTP PROGRAMMING .......................................................................76 REVISION HISTORY ................................................................................................................................................77 2 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD INTRODUCTION S6B33B2 is a mid-display-size-compatible driver for liquid crystal dot matrix gray-scale graphic systems. With onchip CR oscillator circuit, the display-timing signal is generated without being sent from MPU. Also, it is capable of using 8bit/16bit data bus alternatively and operating with 68/80-series MPU in asynchronous. Due to the LCD driving signal (132 RGB X 162 output) corresponding to the display data and the internal bit-map display RAM of 132 x163 x16-bit, S6B33B2 is capable of operating max. 132 RGB x 162 dot LCD panels in low-power consumption. Being the segment RGB 3-output, one pixel is 16-bit data and S6B33B2 can max display 65,536 color. FEATURES Driver Output - - - - 132 RGB x 162 Gray Scale Function 65,536 color display of R: 32 gray scale, G: 64 gray scale, B: 32 gray scale 4,096 color display of R: 16 gray scale, G: 16 gray scale, B: 16 gray scale 256 color display of R: 8 gray scale, G: 8 gray scale, B: 4 gray scale On-chip Display Data RAM - - Capacity: 132 x 16 x 162 = 342.144k bits Burst RAM write function Display Mode - Normal display mode: Entire duty displaying, Partial display mode: Partial duty displaying - Area scroll mode: Particular area scrolling, Standby mode: Internal display clocks off Microprocessor Interface - - 8-bit/16 bit parallel bi-directional interface with 6800-series or 8080-series 3/4 Pin SPI (only write operation) On-chip Low Power Analog Circuit - - - On-chip CR oscillator (Internal cap. & external resistor), external clock available Voltage converter / Voltage regulator / Voltage follower On-chip electronic contrast control (256 steps) Operating Voltage Range - - - - VDD : 1.8 to 3.3 [V] (without Internal Regulator), 2.4 to 3.3 [V] (With internal Regulator) VIN1: 2.4 to 3.6 [V] Display operating voltage(V1): 2.0 to 4.0 V LCD Operating Voltage Range : Max. 20 V Low Power Consumption - 750 A Typ. (Refer to DC CHARACTERISTICS (2)) Package Type COG (Output Pad Pitch Min. 40 m) Special Features - Non-Volatile Memory for V1 Calibration 1 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 BLOCK DIAGRAM VDD3, VDD3R VDD,VDDO VSS VCC V1IN VMIN V0IN VEE VIN45 VOUT45 C11P C11M C12M C12P VIN1 VIN2 V1OUT V1T INTRS VMOUT DC2OUT DC2IN C21P C21M C22P C22M C23P C23M C24P C24M VRN C31P C31M VRP VSS,VSSA,VSSB,VSSO SEGA131 SEGA0 SEGB0 - - -SEGB131 SEGC131 SEGC0 COM0 - - - COM161 CDIR SEG Driving Circuit COM Driving Circuit Oscillator Circuit OSC1 OSC2 OSC3 OSC4 OSC5 396 Decoder Circuit 2112 162 CL FR PM Voltage Converter/ Voltage Regulator/ Voltage Follower Display data RAM 162 X 2112 LCD System Control Circuit I/O Buffer X - Address Control Circuit Y - Address Control Circuit Bus Holder CS1B MPU INTERFACE CS2 D/I(RS) RDB WRB MPU[1:0] PS RSTB DB<15:0> MPU System Control Circuit Power Regulator Circuit OTP Cell REG_OUT REG_ENB Instruction Decoder OTPG OTPD Status Figure 1. Block Diagram 2 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD PAD CONFIGURATION 739 740 Y X 256 255 ....................... (0,0) S6B33B2 780 1 TOM ............ ALIGN KEY 215 214 PAD Figure 2. S6B33B2 Chip Pad Configuration Table 1. S6B33B2 Pad Dimensions Item Chip size (with S/L 120m) 1 to 214 Pad pitch 215 to 780 1 to 214 Bumped pad size Bumped pad height 215 to 255, 740 to 780 256 to 739 All pad 70 150 25 17 Pad No. X 19960 90 40 70 25 150 m Size Y 2130 Unit 3 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 COG Align Key Coordinate 30m 30m 30m 30m 30m 30m ILB Align Key Coordinate 19m (-9881.5,968.5) 30m 81m 30m 30m 30m (8018,-393) 81m 60m (8018,-526) 19m (8254.5,-535.5) 19m 81m 81m 19m Figure 3. COG Align Key Coordinate Figure 4. ILB Align Key Coordinate TOM(TEG On Main chip) Coordinate (8300,-357) 220um (8880,-577) 580um (-8731,-359) 220um 580um (9477,-577) (8897,-357) 220um (-8151,-579) 580um COF Align Key Coordinate 70um (-9456,745) 50um 70um 70um (9529,745) 20um (-9526,675) (9459,675) 4 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD PIN CONFIGURATION COM36 COM37 COM38 COM0 COM1 COM2 : : : : : : : : : : : : dmy_test<2:3> VOIN C31M C31P VRP VCC VEE VRN C24M C24P C23M C23P C22M C22P C21M C21P DC2IN DC2OUT VMIN VMOUT V1T V1OUT V1IN C12M C12P C11M C11P VOUT45 VIN45 VIN2 VIN1(VIN1A) VDD1(VDD3=VDD3R) VDD(VDDO) REG_OUT OSC1 OSC2 OSC3 OSC4 OSC5 INTRS REG_ENB VSS DB15 DB14 DB13 DB12 DB11 DB10 DB9 DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 RDB WRB RS RSTB PM FR CL TEST[0] TEST[1] TEST[2] TEST[3] TEST[4] TEST[5] TEST[6] OTPG OTPD CS2 CS1B CDIR MPU0 MPU1 PS VOIN dmy_test<0:1> COM39 COM40 COM41 : : : COM78 COM79 COM80 SEGC0 SEGB0 SEGA0 SEGC1 SEGB1 SEGA1 SEGC2 SEGB2 SEGA2 : : : : : : : : : : : : : : : : : : : : : : : : : : SEGC129 SEGB129 SEGA129 SEGC130 SEGB130 SEGA130 SEGC131 SEGB131 SEGA131 COM161 COM161 COM161 : : : COM122 COM121 COM120 COM119 COM118 COM117 : : : : : : : : : : : : COM83 COM82 COM81 Figure 5. S6B33B2 Chip Pin Configuration S6B33B2 (Top View) 5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 PAD CENTER COORDINATES Table 2. Pad Center Coordinates [Unit: m] NO 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 X -9585 -9495 -9405 -9315 -9225 -9135 -9045 -8955 -8865 -8775 -8685 -8595 -8505 -8415 -8325 -8235 -8145 -8055 -7965 -7875 -7785 -7695 -7605 -7515 -7425 -7335 -7245 -7155 -7065 -6975 -6885 -6795 -6705 -6615 -6525 -6435 -6345 -6255 -6165 -6075 -5985 -5895 -5805 -5715 -5625 -5535 -5445 -5355 -5265 -5175 Y -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 NAME dmy_test<0> dmy_test<1> V0IN V0IN V0IN VSS PS VDD3 MPU<1> VSS MPU<0> VDD3 CDIR VSS CS1B CS2 VDD3 OTPD OTPD OTPG OTPG TEST<6> TEST<5> TEST<4> TEST<3> TEST<2> TEST<1> TEST<0> VDD3 CL FR PM RSTB RS VSS WRB RDB VDD3 DB<0> DB<1> DB<2> DB<3> DB<4> DB<5> DB<6> DB<7> DB<8> DB<9> DB<10> DB<11> NO 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 X -5085 -4995 -4905 -4815 -4725 -4635 -4545 -4455 -4365 -4275 -4185 -4095 -4005 -3915 -3825 -3735 -3645 -3555 -3465 -3375 -3285 -3195 -3105 -3015 -2925 -2835 -2745 -2655 -2565 -2475 -2385 -2295 -2205 -2115 -2025 -1935 -1845 -1755 -1665 -1575 -1485 -1395 -1305 -1215 -1125 -1035 -945 -855 -765 -675 Y -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 NAME DB<12> DB<13> DB<14> DB<15> VSS VSS VSS VSS VSS VSS VSS VSS VSSA VSSA VSSA VSSA VSSO VSSO VSSB VSSB VSSB VSSB VSSB VSSB VSSB VSSB REG_ENB VDD3 INTRS OSC5 VSS OSC4 OSC3 OSC2 OSC1 REG_OUT REG_OUT REG_OUT REG_OUT VDDO VDDO VDD VDD VDD VDD VDD VDD VDD VDD3R VDD3R NO 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 X -585 -495 -405 -315 -225 -135 -45 45 135 225 315 405 495 585 675 765 855 945 1035 1125 1215 1305 1395 1485 1575 1665 1755 1845 1935 2025 2115 2205 2295 2385 2475 2565 2655 2745 2835 2925 3015 3105 3195 3285 3375 3465 3555 3645 3735 3825 Y -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 NAME VDD3R VDD3R VDD3 VDD3 VDD3 VDD3 VIN1A VIN1A VIN1A VIN1A VIN1 VIN1 VIN1 VIN1 VIN1 VIN1 VIN1 VIN1 VIN2 VIN2 VIN2 VIN2 VIN45 VIN45 VIN45 VOUT45 VOUT45 VOUT45 C11P C11P C11P C11M C11M C11M C12P C12P C12P C12M C12M C12M V1IN V1IN V1IN V1OUT V1OUT V1OUT V1T V1T VMOUT VMOUT 6 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Table 2. Pad Center Coordinates (Continued) [Unit: m] NO 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 X 3915 4005 4095 4185 4275 4365 4455 4545 4635 4725 4815 4905 4995 5085 5175 5265 5355 5445 5535 5625 5715 5805 5895 5985 6075 6165 6255 6345 6435 6525 6615 6705 6795 6885 6975 7065 7155 7245 7335 7425 7515 7605 7695 7785 7875 7965 8055 8145 8235 8325 Y -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 NAME VMOUT VMOUT VMIN VMIN VMIN VMIN DC2OUT DC2OUT DC2OUT DC2IN DC2IN DC2IN C21P C21P C21P C21M C21M C21M C22P C22P C22P C22M C22M C22M C23P C23P C23P C23M C23M C23M C24P C24P C24P C24M C24M C24M VRN VRN VRN VEE VEE VEE VEE DUMMY<10> DUMMY<11> VCC VCC VCC VRP VRP NO 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 X 8415 8505 8595 8685 8775 8865 8955 9045 9135 9225 9315 9405 9495 9585 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 9824 Y -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -950 -822 -782 -742 -702 -662 -622 -582 -542 -502 -462 -422 -382 -342 -302 -262 -222 -182 -142 -102 -62 -22 18 58 98 138 178 218 258 298 338 378 418 458 498 538 578 NAME VRP C31P C31P C31P C31M C31M C31M DUMMY<12> VSS V0IN V0IN V0IN dmy_test<2> dmy_test<3> DUMMY<0> COM<0> COM<1> COM<2> COM<3> COM<4> COM<5> COM<6> COM<7> COM<8> COM<9> COM<10> COM<11> COM<12> COM<13> COM<14> COM<15> COM<16> COM<17> COM<18> COM<19> COM<20> COM<21> COM<22> COM<23> COM<24> COM<25> COM<26> COM<27> COM<28> COM<29> COM<30> COM<31> COM<32> COM<33> COM<34> NO 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 X 9824 9824 9824 9824 9824 9660 9620 9580 9540 9500 9460 9420 9380 9340 9300 9260 9220 9180 9140 9100 9060 9020 8980 8940 8900 8860 8820 8780 8740 8700 8660 8620 8580 8540 8500 8460 8420 8380 8340 8300 8260 8220 8180 8140 8100 8060 8020 7980 7940 7900 Y 618 658 698 738 778 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME COM<35> COM<36> COM<37> COM<38> DUMMY<1> DUMMY<2> COM<39> COM<40> COM<41> COM<42> COM<43> COM<44> COM<45> COM<46> COM<47> COM<48> COM<49> COM<50> COM<51> COM<52> COM<53> COM<54> COM<55> COM<56> COM<57> COM<58> COM<59> COM<60> COM<61> COM<62> COM<63> COM<64> COM<65> COM<66> COM<67> COM<68> COM<69> COM<70> COM<71> COM<72> COM<73> COM<74> COM<75> COM<76> COM<77> COM<78> COM<79> COM<80> DUMMY<3> SEGC<0> 7 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Table 2. Pad Center Coordinates (Continued) NO 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 X 7860 7820 7780 7740 7700 7660 7620 7580 7540 7500 7460 7420 7380 7340 7300 7260 7220 7180 7140 7100 7060 7020 6980 6940 6900 6860 6820 6780 6740 6700 6660 6620 6580 6540 6500 6460 6420 6380 6340 6300 6260 6220 6180 6140 6100 6060 6020 5980 5940 5900 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGB<0> SEGA<0> SEGC<1> SEGB<1> SEGA<1> SEGC<2> SEGB<2> SEGA<2> SEGC<3> SEGB<3> SEGA<3> SEGC<4> SEGB<4> SEGA<4> SEGC<5> SEGB<5> SEGA<5> SEGC<6> SEGB<6> SEGA<6> SEGC<7> SEGB<7> SEGA<7> SEGC<8> SEGB<8> SEGA<8> SEGC<9> SEGB<9> SEGA<9> SEGC<10> SEGB<10> SEGA<10> SEGC<11> SEGB<11> SEGA<11> SEGC<12> SEGB<12> SEGA<12> SEGC<13> SEGB<13> SEGA<13> SEGC<14> SEGB<14> SEGA<14> SEGC<15> SEGB<15> SEGA<15> SEGC<16> SEGB<16> SEGA<16> NO 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 X 5860 5820 5780 5740 5700 5660 5620 5580 5540 5500 5460 5420 5380 5340 5300 5260 5220 5180 5140 5100 5060 5020 4980 4940 4900 4860 4820 4780 4740 4700 4660 4620 4580 4540 4500 4460 4420 4380 4340 4300 4260 4220 4180 4140 4100 4060 4020 3980 3940 3900 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGC<17> SEGB<17> SEGA<17> SEGC<18> SEGB<18> SEGA<18> SEGC<19> SEGB<19> SEGA<19> SEGC<20> SEGB<20> SEGA<20> SEGC<21> SEGB<21> SEGA<21> SEGC<22> SEGB<22> SEGA<22> SEGC<23> SEGB<23> SEGA<23> SEGC<24> SEGB<24> SEGA<24> SEGC<25> SEGB<25> SEGA<25> SEGC<26> SEGB<26> SEGA<26> SEGC<27> SEGB<27> SEGA<27> SEGC<28> SEGB<28> SEGA<28> SEGC<29> SEGB<29> SEGA<29> SEGC<30> SEGB<30> SEGA<30> SEGC<31> SEGB<31> SEGA<31> SEGC<32> SEGB<32> SEGA<32> SEGC<33> SEGB<33> NO 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 X 3860 3820 3780 3740 3700 3660 3620 3580 3540 3500 3460 3420 3380 3340 3300 3260 3220 3180 3140 3100 3060 3020 2980 2940 2900 2860 2820 2780 2740 2700 2660 2620 2580 2540 2500 2460 2420 2380 2340 2300 2260 2220 2180 2140 2100 2060 2020 1980 1940 1900 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 [Unit: m] NAME SEGA<33> SEGC<34> SEGB<34> SEGA<34> SEGC<35> SEGB<35> SEGA<35> SEGC<36> SEGB<36> SEGA<36> SEGC<37> SEGB<37> SEGA<37> SEGC<38> SEGB<38> SEGA<38> SEGC<39> SEGB<39> SEGA<39> SEGC<40> SEGB<40> SEGA<40> SEGC<41> SEGB<41> SEGA<41> SEGC<42> SEGB<42> SEGA<42> SEGC<43> SEGB<43> SEGA<43> SEGC<44> SEGB<44> SEGA<44> SEGC<45> SEGB<45> SEGA<45> SEGC<46> SEGB<46> SEGA<46> SEGC<47> SEGB<47> SEGA<47> SEGC<48> SEGB<48> SEGA<48> SEGC<49> SEGB<49> SEGA<49> SEGC<50> 8 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Table 2. Pad Center Coordinates (Continued) [Unit: m] NO 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 X 1860 1820 1780 1740 1700 1660 1620 1580 1540 1500 1460 1420 1380 1340 1300 1260 1220 1180 1140 1100 1060 1020 980 940 900 860 820 780 740 700 660 620 580 540 500 460 420 380 340 300 260 220 180 140 100 60 20 -20 -60 -100 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGB<50> SEGA<50> SEGC<51> SEGB<51> SEGA<51> SEGC<52> SEGB<52> SEGA<52> SEGC<53> SEGB<53> SEGA<53> SEGC<54> SEGB<54> SEGA<54> SEGC<55> SEGB<55> SEGA<55> SEGC<56> SEGB<56> SEGA<56> SEGC<57> SEGB<57> SEGA<57> SEGC<58> SEGB<58> SEGA<58> SEGC<59> SEGB<59> SEGA<59> SEGC<60> SEGB<60> SEGA<60> SEGC<61> SEGB<61> SEGA<61> SEGC<62> SEGB<62> SEGA<62> SEGC<63> SEGB<63> SEGA<63> SEGC<64> SEGB<64> SEGA<64> SEGC<65> SEGB<65> SEGA<65> SEGC<66> SEGB<66> SEGA<66> NO 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 X -140 -180 -220 -260 -300 -340 -380 -420 -460 -500 -540 -580 -620 -660 -700 -740 -780 -820 -860 -900 -940 -980 -1020 -1060 -1100 -1140 -1180 -1220 -1260 -1300 -1340 -1380 -1420 -1460 -1500 -1540 -1580 -1620 -1660 -1700 -1740 -1780 -1820 -1860 -1900 -1940 -1980 -2020 -2060 -2100 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGC<67> SEGB<67> SEGA<67> SEGC<68> SEGB<68> SEGA<68> SEGC<69> SEGB<69> SEGA<69> SEGC<70> SEGB<70> SEGA<70> SEGC<71> SEGB<71> SEGA<71> SEGC<72> SEGB<72> SEGA<72> SEGC<73> SEGB<73> SEGA<73> SEGC<74> SEGB<74> SEGA<74> SEGC<75> SEGB<75> SEGA<75> SEGC<76> SEGB<76> SEGA<76> SEGC<77> SEGB<77> SEGA<77> SEGC<78> SEGB<78> SEGA<78> SEGC<79> SEGB<79> SEGA<79> SEGC<80> SEGB<80> SEGA<80> SEGC<81> SEGB<81> SEGA<81> SEGC<82> SEGB<82> SEGA<82> SEGC<83> SEGB<83> NO 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 X -2140 -2180 -2220 -2260 -2300 -2340 -2380 -2420 -2460 -2500 -2540 -2580 -2620 -2660 -2700 -2740 -2780 -2820 -2860 -2900 -2940 -2980 -3020 -3060 -3100 -3140 -3180 -3220 -3260 -3300 -3340 -3380 -3420 -3460 -3500 -3540 -3580 -3620 -3660 -3700 -3740 -3780 -3820 -3860 -3900 -3940 -3980 -4020 -4060 -4100 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGA<83> SEGC<84> SEGB<84> SEGA<84> SEGC<85> SEGB<85> SEGA<85> SEGC<86> SEGB<86> SEGA<86> SEGC<87> SEGB<87> SEGA<87> SEGC<88> SEGB<88> SEGA<88> SEGC<89> SEGB<89> SEGA<89> SEGC<90> SEGB<90> SEGA<90> SEGC<91> SEGB<91> SEGA<91> SEGC<92> SEGB<92> SEGA<92> SEGC<93> SEGB<93> SEGA<93> SEGC<94> SEGB<94> SEGA<94> SEGC<95> SEGB<95> SEGA<95> SEGC<96> SEGB<96> SEGA<96> SEGC<97> SEGB<97> SEGA<97> SEGC<98> SEGB<98> SEGA<98> SEGC<99> SEGB<99> SEGA<99> SEGC<100> 9 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Table 2. Pad Center Coordinates (Continued) [Unit: m] NO 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 X -4140 -4180 -4220 -4260 -4300 -4340 -4380 -4420 -4460 -4500 -4540 -4580 -4620 -4660 -4700 -4740 -4780 -4820 -4860 -4900 -4940 -4980 -5020 -5060 -5100 -5140 -5180 -5220 -5260 -5300 -5340 -5380 -5420 -5460 -5500 -5540 -5580 -5620 -5660 -5700 -5740 -5780 -5820 -5860 -5900 -5940 -5980 -6020 -6060 -6100 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGB<100> SEGA<100> SEGC<101> SEGB<101> SEGA<101> SEGC<102> SEGB<102> SEGA<102> SEGC<103> SEGB<103> SEGA<103> SEGC<104> SEGB<104> SEGA<104> SEGC<105> SEGB<105> SEGA<105> SEGC<106> SEGB<106> SEGA<106> SEGC<107> SEGB<107> SEGA<107> SEGC<108> SEGB<108> SEGA<108> SEGC<109> SEGB<109> SEGA<109> SEGC<110> SEGB<110> SEGA<110> SEGC<111> SEGB<111> SEGA<111> SEGC<112> SEGB<112> SEGA<112> SEGC<113> SEGB<113> SEGA<113> SEGC<114> SEGB<114> SEGA<114> SEGC<115> SEGB<115> SEGA<115> SEGC<116> SEGB<116> SEGA<116> NO 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 X -6140 -6180 -6220 -6260 -6300 -6340 -6380 -6420 -6460 -6500 -6540 -6580 -6620 -6660 -6700 -6740 -6780 -6820 -6860 -6900 -6940 -6980 -7020 -7060 -7100 -7140 -7180 -7220 -7260 -7300 -7340 -7380 -7420 -7460 -7500 -7540 -7580 -7620 -7660 -7700 -7740 -7780 -7820 -7860 -7900 -7940 -7980 -8020 -8060 -8100 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 NAME SEGC<117> SEGB<117> SEGA<117> SEGC<118> SEGB<118> SEGA<118> SEGC<119> SEGB<119> SEGA<119> SEGC<120> SEGB<120> SEGA<120> SEGC<121> SEGB<121> SEGA<121> SEGC<122> SEGB<122> SEGA<122> SEGC<123> SEGB<123> SEGA<123> SEGC<124> SEGB<124> SEGA<124> SEGC<125> SEGB<125> SEGA<125> SEGC<126> SEGB<126> SEGA<126> SEGC<127> SEGB<127> SEGA<127> SEGC<128> SEGB<128> SEGA<128> SEGC<129> SEGB<129> SEGA<129> SEGC<130> SEGB<130> SEGA<130> SEGC<131> SEGB<131> SEGA<131> DUMMY<4> COM<161> COM<160> COM<159> COM<158> NO 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 X -8140 -8180 -8220 -8260 -8300 -8340 -8380 -8420 -8460 -8500 -8540 -8580 -8620 -8660 -8700 -8740 -8780 -8820 -8860 -8900 -8940 -8980 -9020 -9060 -9100 -9140 -9180 -9220 -9260 -9300 -9340 -9380 -9420 -9460 -9500 -9540 -9580 -9620 -9660 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 Y 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 910 778 738 698 658 618 578 538 498 458 418 378 NAME COM<157> COM<156> COM<155> COM<154> COM<153> COM<152> COM<151> COM<150> COM<149> COM<148> COM<147> COM<146> COM<145> COM<144> COM<143> COM<142> COM<141> COM<140> COM<139> COM<138> COM<137> COM<136> COM<135> COM<134> COM<133> COM<132> COM<131> COM<130> COM<129> COM<128> COM<127> COM<126> COM<125> COM<124> COM<123> COM<122> COM<121> COM<120> DUMMY<5> DUMMY<6> COM<119> COM<118> COM<117> COM<116> COM<115> COM<114> COM<113> COM<112> COM<111> COM<110> 10 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Table 2. Pad Center Coordinates (Continued) [Unit: m] NO 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 X -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 -9824 Y 338 298 258 218 178 138 98 58 18 -22 -62 -102 -142 -182 -222 -262 -302 -342 -382 -422 -462 -502 -542 -582 -622 -662 -702 -742 -782 -822 NAME COM<109> COM<108> COM<107> COM<106> COM<105> COM<104> COM<103> COM<102> COM<101> COM<100> COM<99> COM<98> COM<97> COM<96> COM<95> COM<94> COM<93> COM<92> COM<91> COM<90> COM<89> COM<88> COM<87> COM<86> COM<85> COM<84> COM<83> COM<82> COM<81> DUMMY<7> 11 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 PIN DESCRIPTION Table 3. Power Supply Pins Name VDD3 VDD3R VDD VDDO VSS VSSO VSSA VSSB V1IN / V1OUT VMIN / VMOUT V0IN VCC / VRP VEE / VRN VIN1 VIN1A VIN2 VOUT45 VIN45 C11P C11M C12P C12M V1T INTRS DC2IN DC2OUT C21P C21M C22P C22M C23P C23M C24P C24M C31P C31M OTPG OTPD I/O Supply Supply Supply Supply GND I/O I/O I I/O I/O I I O I O I I I O Description Main power supply Internal regulator power supply This pin is connected to VDD3. Regulated power supply input pin for internal digital and DDRAM block. This pin is connected to REG_OUT outside the chip with stabilization capacitor. When the internal regulator is not used, VDD1 should be tied to VDD directly. Internal oscillator power supply This pin is connected to VDD. Ground LCD segment high selected driving voltage input / output pin LCD common/segment non-selected driving voltage input / output pin LCD segment low selected driving voltage input pin LCD common high selected driving voltage input / output pin LCD common low selected driving voltage input / output pin The relationship between VCC, V1, VM, V0 and VEE: VCC > V1 > VM > V0(=VSS) > VEE (V1 - VM = VM - V0, VCC -VM = VM - VEE) Power supply for 1'st booster circuit and VM amp Power supply for 2'nd booster circuit 1'st booster output pin Power supply for V1. Connect to VOUT45 or VIN1 External capacitor connection pins used for 1'st booster circuit Thermistor resistor connection pin External resister select pin for temperature compensation circuit - INTRS = L : External resistor mode, INTRS = H : Internal resistor mode Power supply for 2'nd booster. Connect to DC2OUT pin Power output pin for 2'nd booster input O External capacitor connection pins used for 2'nd booster circuit O I I External capacitor connection pins used for 3'rd booster circuit Gate Voltage for OTP programming Drain Voltage for OTP programming 12 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Table 4. MPU Interface Pins Name RSTB I/O I Description Reset input pin. When RSTB is "L", initialization is executed. MPU interface select pin PS H PS MPU[1:0] I H H H L L CS1B CS2 D/I (RS) I MPU[1] L L H H L H MPU[0] L H L H X X Description 8080-series 8bit interface 8080-series 16bit interface 6800-series 8bit interface 6800-series 16bit interface 3 pin SPI(Write only) 4 pin SPI(Write only) Chip select input pins Data / instruction I/O is enabled only when CS1B is "L" and CS2 is "H". When chip select is non-active, DB0 to DB15 may be high impedance. Data / Instruction select input pin - D/I = "H": DB0 to DB15 are display data - D/I = "L": DB0 to DB7 are instruction data Read / Write execution control pin PS MPU H MPU Type 6800-series WRB R/W Description ReadWRBite control input pin - R/W = "H": read - R/W = "L": write Write enable clock input pin The data on DB0 to DB15 are latched at the rising edge of the WRB signal. Description Read / Write control input pin - R/W = "H": When E is "H", DB0 to DB15 are in an output status. - R/W = "L": The data on DB0 to DB15 are latched at the falling edge of the E signal. Read enable clock input pin When RDB is "L", DB0 to DB15 are in an output status. I WRB (R/W) I H H L 8080-series WRB Read / Write execution control pin MPU[1] RDB (E) MPU type 6800series RDB I H E L DB[15:8] DB[7]/SDI DB[6]/SCL DB[5:0] CDIR 8080series RDB I/O I -DB[15:0]: 16-bit bi-directional data bus. -SDI: Serial data input pin. The data is latched at the rising edge of SCL. -SCL: Serial clock input pin. Common direction select pin. 13 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Table 5. Oscillator and Power Regulator Pins Name OSC1 OSC2 OSC3 OSC4 I/O Description CR oscillator output pin When the internal CR oscillator is used, connect to OSC1, OSC3 through a resistor. OSC1 - OSC2: Using in normal display mode, partial display mode 0 OSC3 - OSC4: Using in partial display mode 1 When an external oscillator is used, OSC1 pin is connected to VDD or VSS. External clock input pin When an external input is used, it is input to this pin. But the internal oscillator is used, this pin is connected to VDD3 or VSS. Internal regulator enable/disable input pin - REG_ENB = "L" (tied to VSS) : enable internal regulator - REG_ENB = "H" (tied to VDD3) : disable internal regulator Internal voltage regulator output pin The regulator output port from this pin is used as a power supplier for an internal digital block via VDD pins. O OSC5 I REG_ENB I REG_OUT O Table 6. Timing signal Pins for monitoring Name CL PM FR I/O O O O Shift clock output pin Field delimiter output pin Liquid crystal alternating current output pin Description Table 7. LCD driver output pins Name SEGA0 to 131 SEGB0 to 131 SEGC0 to131 COM0 to 161 I/O O O O O LCD driving segment output (Green) LCD driving segment output (Blue or Red) LCD common outputs Description LCD driving segment output (Red or Blue) Table 8. Test pins Name TEST[3:0] TEST[6:4] dmy_test<3:0> I/O I O O Description Don't use these pins. IC maker's test pins These pins must be tied to VDD3 or VSS. Don't use these pins. IC maker's test pins These pins must be open. Don't use these pins. IC maker's test pins These pins must be open. 14 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD FUNCTIONAL DESCRIPTION MPU INTERFACE Chip Select Input There are CS1B and CS2 pins for chip selection. The S6B33B2 can interface with an MPU only when CS1B is "L" and CS2 is "H". When these pins are set to any other combination, D/I, RDB, and WRB inputs are disabled and DB0 to DB15 are to be high impedance. And, in case of serial interface, the internal shift register and the counter are reset. Parallel/Serial Interface The S6B33B2 has four types of interface with an MPU, which are two serial and two parallel interfaces. This parallel or serial interface is determined by PS pin as shown in Table9. Table 9. Parallel / Serial Interface Mode. PS MPU[1] L H H L L H CS1B CS2 CS1B CS2 6800-Series MPU 3-Pin SPI 4-Pin SPI CS1B CS2 MPU bus type 8080-Series MPU Parallel Interface (PS="H") The 8-bit/16-bit bi-directional data bus is used in parallel interface. The type of MPU is selected by MPU[1] and the mode of data-bus is controlled by MPU[0] as shown in below. In accessing internal registers (D/I = "L"), only DB[7:0] are valid. Table 10. Microprocessor Selection for Parallel Interface MPU[1] L H MPU[0] L H L H CS1B CS1B CS1B CS2 CS2 CS2 RDB RDB E WRB WRB R/W Data Bus DB[7:0] DB[15:0] DB[7:0] DB[15:0] MPU bus type 8080-series MPU 6800-series MPU Table 11. Parallel Data Transfer 6800-series D/I RDB H H L L H H H H WRB H L H L RDB L H L H WRB H L H L Read display data Write display data Read out internal status register Write instruction data 8080-series Description 15 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 /CS1 CS2 D/I R/W E DB Command Write Data Write Status Read Data Read Figure 6. 6800-Series MPU Interface protocol (MPU[1]="H") /CS1 CS2 D/I /WR /RD DB Command Write Data Write Status Read Data Read Figure 7. 8080-Series MPU Interface Protocol (MPU[1]="L") 16 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Serial Interface(PS="L") Communication with the microprocessor occurs via a clock-synchronized serial peripheral interface when PS is low. When using the serial interface, read operations are not allowed. When the chip select inputs are valid (CS1B = "L" & CS2 = "H"), the serial data is sent most significant bit first on the rising edge of a serial clock going into DB6 and processed as 8 bit parallel data on the eighth clock. Since the clock signal is easy to be affected by the external noise caused by the line length, the operation check on the actual machine is recommended. And Invalid, the internal shift register and the counter are reset. The serial interface type is selected by setting PS as shown in Table12. Table 12. Microprocessor Selection for Serial Interface PS L MPU[1] L H CS1B CS1B CS1B CS2 CS2 CS2 D/I By S/W D/I Serial Data DB[7] Serial Clock DB[6] SPI Mode 3-Pin 4-Pin 3-Pin SPI Interface (PS = "L" & MPU[1] = "L") In 3-Pin SPI Interface mode, the pre-defined instruction called Display Data Length is used to indicate whether serial data input is display or instruction data instead of D/I pin. The data is handled as instruction data until the Display Data Length instruction is issued. This Display Data Length instruction consists of three bytes instruction. The first byte instruction enables the next instruction to be valid, and data of the second two bytes indicate that a specified number of display data bytes(1 to 65536) are to be transmitted. Next two bytes after the display data string is handled as instruction data. For details, refer the Figure 8. Chip Select 1 2 /CS1 = L, CS2 = H 23 24 1 2 159 160 SCL(DB6) 3 bytes (1) 20 bytes(2) DDL_L DDL_L = 09H 10 pixel display data User's display data (Max. 42768(162x132) bytes) SDI(DB7) Internal D/I DDC DDL_H DDL_H = 00H DDL = 0009H(9D) (1) Set DDC(Display Data Command) and DDL(Display Data Length) Set DDC(3 Pin SPI mode only) : 1 1 1 1 1 1 0 0 (FCH) Set DDL(2 Bytes) : (1'st byte) D7 D6 D5 D4 D3 D2 D1 D0 (DDL_L) (2'nd byte) D7 D6 D5 D4 D3 D2 D1 D0 (DDL_H) (2) DDL Register Value Number of Display data : (DDL + 1) Pixel Data ((DDL+1) x 2 byte) Necessary clock pulse number : 8 x [(DDL+1) x 2] Figure 8. 3-Pin SPI Timing (D/I is not used) 17 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 4-Pin Serial Interface (PS="L" & MPU[1]="H") In 4-pin SPI interface mode, D/I pin is used for indicating whether serial data input is display or instruction data. Data is display data when D/I is high and instruction data when D/I is low. Serial data can be read on the rising edge of serial clock going into DB6 and processed as 8-bit parallel data on the eighth serial clock. Chip Select l /CS1=L, CS2=H SID(DB7) DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 DB7 DB6 SCL(DB6) D/I Figure 9. 4-Pin Serial Interface Timing 18 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DISPLAY DATA RAM The on-chip display data RAM of S6B33B2 is a static RAM that is stored the data for the display. It is a 2,304 x 176 structure. It is controlled by 2 addresses, X and Y. And, RAM area selection and automatic address count up functions are accomplished by the internal instructions. DDRAM Address Area Selection A part of DDRAM address area of S6B33B2 can be accessed by X and Y address area settings. After setting RAM area, the addresses become the start address. Y-address X-address Figure 10. DDRAM Address Area Table 13. X address Control DB7 Code P1 P2 0 DB6 0 DB5 1 DB4 0 DB3 0 DB2 0 DB1 0 DB0 1 X start address set(Initial Status = 00H) X end address set(Initial Status = A1H) Table 14. Y address Control DB7 Code P1 P2 0 DB6 0 DB5 1 DB4 1 DB3 0 DB2 0 DB1 0 DB0 1 Y start address set (Initial status = 00H) Y end address set (Initial status =83H) 19 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 RAM Addressing Count up By selecting the X address and Y address area by the internal instructions, the address counts up from its start address to end address after data access operation. When one address is equal to the end address, it returns to the start address. At this time, the other address is increased by 1. Y address count mode (Y address = 00h to 83h, X address = 00h to A1h) Y-address 00h 01h 02h 03h 00h 1 133 265 397 01h 02h 03h 04h 05h 06h 07h 08h 2 3 4 5 6 7 8 9 83h 132 264 396 528 X-address A1h 21253 21384 Figure 11. Y address count mode X address count mode (Y address =00h to 83h, X address = 00h to A1h) Y-address 00h 01h 02h 03h 04h 05h 06h 07h 08h 00h 1 163 325 487 649 781 943 1105 1267 01h 2 02h 3 03h 4 83h 21223 X-address A1h 162 324 486 648 780 942 1104 1266 1428 21384 Figure 12. X address count mode 20 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD YA Address XA Address 00H 01H 02H 03H 04H 05H 06H 07H 08H - - - - - - 00H ------01H ------02H ------03H ------04H ------05H ------06H ------07H ------08H ------09H ------0AH ------0BH ------0CH ------0DH ------0EH ------0FH ------- 7DH 7EH 7FH 80H 81H 82H 83H B2H B3H B4H B5H B6H B7H B8H B9H BAH BBH BCH BDH BEH BFH A0H A1H ----- D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 Red Green Blue Figure 13. Display Data RAM Map ----------------------------------------------------------------------------------------------------21 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Partial Display Mode The S6B33B2 realizes the partial display function with low duty driving for saving power consumption and showing the various display duties. It is set as display start/end line number. Area Scroll Function The S6B33B2 realizes the specific area scroll function. (1/162 duty case). Example of Scrolling up 0 Fixed 15 lines 14 15 132 Lines 147 Fixed 15 lines 161 Example of Scrolling down 0 14 15 LCD Panel Fixed area Scroll area Display area 146 147 161 Figure 14. Area scroll examples (duty = 1/162, center scroll mode) 22 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Display Direction SDIR The SDIR flag of Driver Output Mode Set instruction selects the direction of segment display. SEGA0 SEGB0 SEGC0 Y=0 x=0 (D7~D0) 1st (D7~D0) 2nd SEGA1 SEGB1 SEGC1 Y=1 (D7~D0) (D7~D0) SEGA131 SEGB131 SEGC131 Y = 131 (D7~D0) (D7~D0) Figure 15. 8-bit data bus mode when SDIR = L SEGA0 SEGB0 SEGC0 Y=0 (D15~D0) SEGA1 SEGB1 SEGC1 Y=1 (D15~D0) SEGA131 SEGB131 SEGC131 Y = 131 (D15~D0) X=0 Figure 16. 16-bit data bus mode when SDIR = L SEGA0 SEGB0 SEGC0 Y = 131 (D7~D0) (D7~D0) 1st 2nd SEGA1 SEGB1 SEGC1 Y = 130 (D7~D0) (D7~D0) SEGA131 SEGB131 SEGC131 Y=0 (D7~D0) (D7~D0) x=0 Figure 17. 8-bit data bus mode when SDIR = H SEGA0 SEGB0 SEGC0 SEGA1 SEGB1 SEGC1 SEGA131 SEGB131 SEGC131 x=0 Y = 131 (D15~D0) Y = 130 (D15~D0) Y=0 (D15~D0) Figure 18. 16-bit data bus mode when SDIR = H 23 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 CDIR The direction of common scanning is selected by CDIR pin. COM 80 SEG132 COM162 COM 0 Driver COM81 132 Display Lines (DLN=00) COM 0 Line number 0 COM 0 Line number 131 Display Area COM 65 Line number 65 COM 65 Line number 66 Display Area Line number 66 COM 81 COM 81 Line number 65 Display Area COM 146 Line number 131 COM 146 Display Area Line number 0 144 Display Lines (DLN=01) COM 0 Line number 0 COM 0 Line number 143 Display Area COM 71 COM 81 Line number 71 COM 71 Line number 72 COM 81 Display Area Line number 72 Line number 71 Display Area COM 152 Line number 143 COM 152 Display Area Line number 0 162 Display Lines (DLN=10) COM 0 Line number 0 COM 0 Line number 161 Display Area Display Area COM 161 Line number 161 COM 161 Line number 0 96 Display Lines (DLN=11) COM 0 Line number 0 COM 0 Line number 95 Display Area COM 47 Line number 47 Display Area COM 47 Line number 48 COM 81 Line number 48 COM 81 Display Area COM 128 Line number 95 COM 128 Line number 47 Display Area Line number 0 24 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD SWP The SWP flag of Driver Output Mode Set instruction selects the swapping of segment display. SWP=1 SEGAi SEGBi * i = 0 to 131 SEGCi R control RAM DATA G control D8 D7 D6 D5 B control D15 D14 D13 D12 D11 D4 D3 D2 D1 D0 D10 D9 MPU I/F DATA D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SWP=0 SEGAi SEGBi * i = 0 to 131 SEGCi R control RAM DATA G control D8 D7 D6 D5 D4 B control D3 D2 D1 D0 D15 D14 D13 D12 D11 D10 D9 MPU I/F DATA D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 SEGAi SWP = 0 SWP = 1 RED D15 ~ D11 BLUE D4~ D0 SEGBi GREEN D10~ D5 GREEN D10 ~ D5 SEGCi BLUE D4 ~ D0 RED D15 ~ D11 Color Assigned Bit Color Assigned Bit Figure 19. The relationship between SEG outputs and RGB color 25 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 On-Chip Regulator Configuration The output voltage of regulator circuit(REG_OUT) is ranging from 1.8V to 2.2V and nominal value is 2.0V. Value of external Capacitance VDD3 Item REG_ENB REG_ENB Floating C1 Value 1.0 to 4.7 Unit F REG_OUT C1 VDD /VDDO VDD3 VDD3 /VDD3R REG_OUT VDD /VDDO VDD3 VDD3 /VDD3R VDD3: 2.4 to 3.3V REG_OUT : 2.0V VDD3: 1.8 to 3.3V Figure 20. Regulator Application Oscillator Circuit When internal oscillator is used(EXT=0), the selection of oscillator resistor is determined by display mode. - Normal display mode/ Partial display mode 0 : resistor1 between OSC1 and OSC2 - Partial display mode 1 : resistor2 between OSC3 and OSC4 When external clock is used (EXT=1), clock frequency should be adjusted to display mode that is selected. Example of external oscillator application External clock VSS OSC5 OSC4 OSC3 OSC2 OSC1 Figure 21. External oscillator application 26 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Example of internal oscillator application VSS/VDD3 VSS/VDD3 R1 OSC5 OSC4 OSC3 OSC2 OSC1 OSC5 OSC4 R2 OSC3 OSC2 R1 OSC1 When partial display mode 1 is not used. When partial display mode 1 is used. Figure 22. Internal oscillator application Discharge Circuit Driving voltage level discharge time at standby ON. T[ms] Internal STB signal +VR V1 VM V+[mV] VSS V-[mV] -VR The relation between voltage level and discharge time from when "Standby ON" command is inputted. LEVEL +VR,V1,VM,-VR CONDITION +VR=12.0V, V1=3.0V, VM=1.5V, -VR=-9.0V at T=0 T[ms] 100 300 V+,V-[mV] < 50 < 20 27 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 INSTRUCTION DESCRIPTION Table 15. Instruction Table Instruction Name Non Operation Oscillation Mode Set Driver Output Mode Set DC-DC Select Bias Set DCDC Clock Division Set DCDC and AMP ON/OFF set Temperature Compensation Set Contrast Control(1) Contrast Control(2) Standby Mode OFF Standby Mode ON DDRAM Burst Mode OFF DDRAM Burst Mode ON Addressing Mode Set ROW Vector Mode Set N-line Inversion Set Frame Frequency control Entry Mode Set X-address Area Set Y-address Area Set RAM Skip Area Set Display OFF Display ON Specified Display Pattern Set Partial Display Mode Set Partial Display Start Line Set Partial Display End Line Set Area Scroll Mode Set Scroll Start Line Set Set Display Data Length Display Data Write Display Data Read Status Read Test Mode1 Test Mode2 Test Mode3 Test Mode4 Test Mode5 Test Mode6 OTP Mode Off OTP Mode On Offset Volume Set OTP Write Enable D/I WRB RDB 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 X 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 X 1 0 0 1 1 1 1 1 1 1 1 1 1 DB15 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Hex. Parameter ~ DB8 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 0 0 0 1 1 1 1 0 0 1 1 0 0 0 1 0 0 0 1 1 1 0 0 1 0 1 0 0 1 0 1 0 1 1 0 0 1 1 0 1 0 1 0 1 1 0 0 0 1 0 1 1 0 1 0 0 0 0 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 1 1 0 1 1 1 0 1 1 0 0 00 02 10 20 22 24 26 28 2A 2B 2C 2D 2E 2F 30 32 34 36 40 42 43 45 50 51 53 55 56 57 59 5A FC 1 1 1 0 0 0 0 0 1 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 1 1 FF FE FD FB FA F9 EA EB ED EF 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 2Byte 2Byte 1Byte 1Byte 1Byte 1Byte 1Byte 4Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte 1Byte - Display Data Write Display Data Read 0 * * * * * * * * * * 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Status Data Read 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 0 0 1 1 1 *: Don't care Parameter: The number of parameter bytes that follows instruction data. 28 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Non Operation (00H) This instruction is Non operation. D/I WRB RDB DB7 0 0 1 0 DB6 0 DB5 0 DB4 0 DB3 0 DB2 0 DB1 0 DB0 0 Oscillation Mode Set (02H) Setting internal function mode. D/I WRB RDB 0 0 1 DB7 0 0 DB6 0 0 DB5 0 0 DB4 0 0 DB3 0 0 DB2 0 0 DB1 1 EXT DB0 0 OSC EXT: External clock selecting EXT = 0: Internal clock mode (Initial status) EXT = 1: External clock mode OSC: Internal oscillator ON/OFF OSC = 0: Internal oscillator OFF(Initial status) OSC = 1: Internal oscillator ON Driver Output Mode Set(10H) This instruction sets the display direction. D/I WRB RDB DB7 DB6 0 0 1 0 0 0 0 DB5 0 DLN DB4 1 DB3 0 0 DB2 0 SDIR DB1 0 SWP DB0 0 0 DLN: Display Line number selecting DB5 DB4 Display Duty 0 0 1 1 0 1 0 1 1/132 (Initial status) 1/144 1/162 1/96 SDIR: Segment direction This bit is for controlling the direction of segment driver. SDIR = 0 (Initial status) SWP: Swap segment output SEGAi and SEGCi This bit is for swapping the output of segment driver. SWP = 0 (Initial status) 29 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 DC-DC Select (20H) Selects DC-DC step-up of the common driver in normal and partial mode D/I 0 WRB 0 RDB 1 DB7 0 0 DB6 0 0 DB5 1 0 DB4 0 0 DB3 0 DC(2) DB2 0 DB1 0 DC(1) DB0 0 DC(1) : 1'st DC-DC booster boosting step select for V1 generation in normal mode and partial mode 0. DC(2) : 1'st DC-DC booster boosting step select for V1 generation in partial mode 1. DC(2) : In partial mode 1 DB3 0 0 1 1 DB2 0 1 0 1 DC-DC step up X1.0 X1.5 X2.0 X2.0 DC(1) : In normal mode, partial mode 0 DB1 0 0 1 1 DB0 0 1 0 1 DC-DC step up X1.0 X1.5 X2.0 X2.0 30 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DC-DC Select and power supply for V1 Op-Amp. Even if VIN45 is connected to VOUT45 or VIN1, a setup by software must be able to be performed. Power supply for V1 Op-Amp. is decided by Hardware setting and Software setting. The example of usage is shown below. Figure28. Example : Hardware Setting Software Setting : VIN45 connected to VOUT45 : Power supply for V1 Op.Amp. uses VIN1 ( not VOUT45). Hardware Setting VIN45 Software Setting VOUT45 + VSS C11+ C11C12+ C12EV_256 1st Booster Circuit R1 V1 R1 Reference voltage generator & Temperature Compensation Control Circuit VIN1 V1 generation circuit Hardware setting : VIN45 connected to (1) VIN1 (when 1'st boosting is not used) (2) VOUT45 (when 1'st boosting is used) Software setting : DC-DC Select(20H) - DC(1), DC(2) Set value "00" Power supply for V1 Op-Amp. uses VIN1 directly. Set value "01" or "10" Power supply for V1 Op-Amp. uses VOUT45. 31 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Bias Set (22H) This instruction set up the value of bias in normal mode and in partial mode. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 0 0 1 0 0 0 0 1 Bias(2) 0 0 0 DB2 0 0 DB1 1 Bias(1) DB0 0 Bias(1): Bias value selecting in normal mode and partial mode0. Bias(2): Bias value selecting in partial mode1. Bias (2) : In partial mode 1 DB5 0 0 1 1 DB4 0 1 0 1 Bias(2) 2'nd boosting step 1/4 1/5 1/6 1/7 x(-3) x(-4) x(-4) x(-5) Bias (1) : In normal mode, partial mode 0 DB1 0 0 1 1 DB0 0 1 0 1 Bias(1) 1/4 1/5 1/6 1/7 2'nd boosting step x(-3) x(-4) x(-4) x(-5) DCDC Clock Division Set(24H) This instruction sets the internal booster clock frequency. D/I WRB RDB DB7 DB6 DB5 0 0 1 0 0 0 0 1 DIV(2) DB4 0 DB3 0 0 DB2 1 0 DB1 0 DIV(1) DB0 0 DIV(1) : DC-DC Charge Pump Division Ratio in Normal Mode Display and Partial Display Mode0 - DIV(1) = 10 (Initial status) DIV(2) : Division Ratio in Partial Display Mode1 - DIV(2) = 10 (Initial status) DB5 0 0 1 1 DB4 0 1 0 1 DIV(2) fPCK = fOSC/4 fPCK = fOSC/8 fPCK = fOSC/16 fPCK = fOSC/32 DB1 0 0 1 1 DB0 0 1 0 1 DIV(1) fPCK = fOSC/4 fPCK = fOSC/8 fPCK = fOSC/16 fPCK = fOSC/32 Note: fOSC = ( ROUNDUP (Duty/3) + dummy) x 4 x 8 x frame frequency 32 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DC/DC and AMP ON/OFF Set (26H) This instruction set up the DC/DC and Op-amp in common start up setting. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 0 0 AMP: Built-in OP-AMP ON/OFF. - AMP=0: OP-AMP OFF (Initial status) - AMP=1: OP-AMP ON DCDC1: Built-in 1'st Booster ON/OFF - DCDC1= 0: 1'st Booster OFF (Initial status) - DCDC1= 1: 1'st Booster ON DCDC2: Built-in 2'nd Booster ON/OFF - DCDC2= 0: 2'nd Booster OFF (Initial status) - DCDC2= 1: 2'nd Booster ON DCDC3: Built-in 3'rd Booster ON/OFF - DCDC3= 0: 3'rd Booster OFF (Initial status) - DCDC3= 1: 3'rd Booster ON 0 0 1 0 0 1 0 0 0 0 AMP DB2 1 DB1 1 DB0 0 DCDC3 DCDC2 DCDC1 Temperature Compensation Set (28H) This Instruction sets up the driving voltage slope for temperature compensation. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 0 0 1 0 0 0 0 1 0 0 0 1 0 DB2 0 0 DB1 0 TCS DB0 0 TCS: Temperature compensation slope set - TCS = 00 : 0.00%/degC (Initial status) - TCS = 01 : -0.05%/degC - TCS = 10 : -0.10%/degC - TCS = 11 : -0.15%/degC Product code S6B33B2A01-B0CY S6B33B2A02-B0CY S6B33B2A03-B0CY S6B33B2A04-B0CY * Note : In case of S6B33B2A01-B0CY, SEC guarantees only 0.00%/C, not -0.05 and -0.10, -0.15%/C. In case of S6B33B2A02-B0CY, SEC guarantees only -0.05%/C, not -0.00 and -0.1, -0.15%/C. In case of S6B33B2A03-B0CY, SEC guarantees only -0.10%/C, not -0.00 and -0.05, -0.15%/C. In case of S6B33B2A04-B0CY, SEC guarantees only -0.15%/C, not -0.00 and -0.05, -0.10%/C. Temp. Coefficient 0.00%/C -0.05%/C -0.10%/C -0.15%/C TCS Register Set * 00 01 10 11 33 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Driving voltage 00: 0.00 %/degC 01: -0.05 %/degC 10: -0.10 %/degC 11: -0.15 %/degC 25degC Temperature Temperature Compensation If external temperature compensation is needed, circuit diagram is described as below. To use temperature compensation, two resistors and one thermistor are needed. Internal Chip External V1IN + - V1OUT V1T INTRS 34 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Contrast Control (1) (2AH) This instruction updates the contrast control value in normal display mode and partial display mode 0. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 DB1 0 0 1 0 0 1 0 1 0 1 Contrast control value (0 to 255) DB0 0 The relation between V1 voltage (typ.) and Contrast(1) set value ( 3bit step case) Contrast(1) (HEX) 00h 08h 10h 18h 20h 28h V1 [V] 2.000 2.063 2.125 2.188 2.251 2.314 Contrast(1) (HEX) 30h 38h 40h 48h 50h 58h V1 [V] 2.376 2.439 2.502 2.565 2.627 2.690 Contrast(1) (HEX) 60h 68h 70h 78h 80h 88h V1 [V] 2.753 2.816 2.878 2.941 3.004 3.067 Contrast(1) (HEX) 90h 98h A0h A8h B0h B8h V1 [V] 3.129 3.192 3.255 3.318 3.380 3.443 Contrast(1) (HEX) C0h C8h D0h D8h E0h E8h V1 [V] 3.506 3.569 3.631 3.694 3.757 3.820 Contrast(1) (HEX) F0h F8h FFh V1 [V] 3.882 3.945 4.000 Contrast Control (2) (2BH) This instruction updates the contrast control value in partial display mode 1. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 0 0 1 0 0 1 0 1 DB2 0 DB1 1 DB0 1 Contrast control value (0 to 255) The relation between V1 voltage (typ.) and Contrast(2) set value ( 3 bit step case) Contrast(2) (HEX) 00h 08h 10h 18h 20h 28h V1 [V] 2.000 2.063 2.125 2.188 2.251 2.314 Contrast(2) (HEX) 30h 38h 40h 48h 50h 58h V1 [V] 2.376 2.439 2.502 2.565 2.627 2.690 Contrast(2) (HEX) 60h 68h 70h 78h 80h 88h V1 [V] 2.753 2.816 2.878 2.941 3.004 3.067 Contrast(2) (HEX) 90h 98h A0h A8h B0h B8h V1 [V] 3.129 3.192 3.255 3.318 3.380 3.443 Contrast(2) (HEX) C0h C8h D0h D8h E0h E8h V1 [V] 3.506 3.569 3.631 3.694 3.757 3.820 Contrast(2) (HEX) F0h F8h FFh V1 [V] 3.882 3.945 4.000 Note : S6B33B2 has a hardware protection for "2VR < 20V". It means the limitation of contrast value in each bias. If 1/6 bias is set, max contrast value is limited to A9h, and if 1/7 bias is set, max contrast value is limited to 6Dh. 35 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Standby Mode OFF (2CH) This instruction releases the standby mode. D/I 0 WRB 0 RDB 1 DB7 0 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 0 DB0 0 The internal statuses during standby off are as following: - All common and segment output: VSS or V1 - Oscillator circuit: On (EXT = 0, OSC=1),OFF (others) - Displaying clocks (FR, PM, CL): In operation Function and Pin condition at standby OFF Function/Pin DC/DC booster(1'st,2'nd,3'rd) COM outputs SEG outputs Condition ON(Operate) +VR or VM or VSS or -VR V1 or VSS Standby Mode ON (2DH) This instruction enters the standby mode to reduce the power consumption to the static power consumption value (Initial status). The following instructions, standby off and display on, cause returning to the normal operation status. D/I 0 WRB 0 RDB 1 DB7 0 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 0 DB0 1 The internal statuses during standby on are as following: - All common and segment output: VSS - Oscillator circuit: OFF - Displaying clocks (FR, PM, CL) are held. Function and Pin condition at standby ON Function/Pin DC/DC booster(1'st,2'nd,3'rd) SEG and COM outputs Condition OFF VSS LCD driving power output condition at Standby ON. level +VR V1 VM -VR Condition VSS VSS VSS VSS 36 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DDRAM Burst Mode OFF(2EH) /ON(2FH) D/I 0 WRB 0 RDB 1 DB7 0 DB6 0 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 BM BM: Internal DDRAM Burst Mode Interface Off/On Control - 0 : Burst Mode Interface Off(Initial Status) - 1 : Burst Mode Interface On When BM=0, If MPU[0] is 0 then internal DDRAM I/F bpw(bits per word) is 8 bits. Else MPU[0] is 1 then internal DDRAM I/F bpw(bits per word) is 16bits. When BM=1, Regardless of MPU[0] bit, Internal DDRAM I/F bpw(bits per word) is 32 bits. MPU 16 8 S6B33B2 Register1 X Address Counter 00H 01H 02H 03H 8 Register2 32 --------8 8EH 8FH Y Address Counter DDRAM Figure 23. Burst mode writing to DDRAM 37 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 /CS --------E Burst Mode ON --------- --------Y RAM RAM RAM RAM RAM RAM X DATA DATA DATA DATA DATA Address Address DATA Setting Setting 1(16bits) 2(16bits) 3(16bits) 4(16bits) 5(16bits) 6(16bits) DB15 ~DB0 ----- RAM W rite time RAM W rite tim e RAM data 3 to 4 RAM W rite tim e RAM data 5 to 6 RAM write data (32 bits) RAM X address RAM Y address RAM data 1 to 2 --------- 00H 00H 02H 04H ----- Figure 24. Example of the Burst mode writing to DDRAM (68-mode 16-bit parallel interface) When DDRAM burst mode is used, note the following. Notes: 1.Data is written to DDRAM each two words. If only one word data is written to DDRAM, the data will not be written. So, the number of word data must be even. It means that Y start address must be even and Y end address must be odd. 2.X address count mode can't be used. 3.Burst mode and normal mode write operation cannot be executed at the same time. 4.In the read data mode and serial interface mode, the burst mode can't be used. 5.In the 256 color mode with 16-bit data bus mode and 4,096 color mode with 8-bit data bus mode, The address is counted as burst mode enable. So these modes are influenced by above notes. 38 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Addressing Mode Set (30H) D/I 0 WRB 0 RDB 1 DB7 0 0 DB6 0 GSM DB5 1 DB4 1 DSG DB3 0 SGF DB2 0 SGP DB1 0 DB0 0 SGM GSM: Gray Scale Mode - 00: 65,536 color mode (Initial status) - 01: 4,096 color mode* (refer to "Data Format Select (60H/61H)") - 10: 256 color mode* - 11: 256 color mode* * In the 256 color mode with 16-bit data bus mode and 4,096 color mode with 8-bit data format B, the address is counted as burst mode enable. So, In this case, refer to notes of burst mode at page 39. DSG: Duty Adjust Setting - 0: Dummy subgroup is one subgroup - 1: Dummy subgroup is none (Initial status) SGF: Sub Group Frame Inversion mode setting - 0: SG Frame inversion OFF - 1: SG Frame inversion ON (Initial status) SGM: Sub Group inversion mode setting - 0: SG inversion OFF - 1: SG inversion ON (Initial status) SGP: Sub Group Phase mode setting - 00: Same phase in all pixels - 01: Different phase by 1pixel-unit - 10: Different phase by 2pixel-unit (Initial status) - 11: Different phase by 4pixel-unit Row Vector Mode Set (32H) Setting ROW function. D/I WRB RDB 0 0 1 DB7 0 0 DB6 0 0 DB5 1 0 DB4 1 0 DB3 0 DB2 0 INC DB1 1 DB0 0 VEC INC: Row Vector Increment Mode. This Parameter set up Row vector increment period DB3 0 0 0 0 1 1 1 1 DB2 0 0 1 1 0 0 1 1 DB1 0 1 0 1 0 1 0 1 Row Vector Increment Period Every subgroup Every 2subgroup Every 4subgroup Every 8subgroup Every 16subgroup Every 16subgroup Every 16subgroup Every sub-frame (initial status) VEC: ROW Vector Sequence Mode - 0: R1->R2->R3->R4 -> R1... (Initial status) - 1: R1->R3->R2->R4 -> R1... 39 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 N-block inversion Set (34H) This instruction set up N block inversion for AC driving. D/I WRB RDB DB7 DB6 DB5 0 0 1 0 FIM 0 FIP 1 0 DB4 1 DB3 0 DB2 1 DB1 0 DB0 0 N-block inversion FIM: Forcing Inversion Mode FIM = 0: Forcing Inversion OFF FIM = 1: Forcing Inversion ON (Initial status) FIP: Forcing Inversion Period FIP = 0: Forcing Inversion Period is one frame (Initial status) FIP = 1: Forcing Inversion Period is two frame N-block Inversion: This parameter indicates the basic period of polarity inversion. The whole period of polarity inversion is decided by FIM, FIP and this parameter. (Initial status: 01101) DB7 x 0 : 0 1 : 1 1 : 1 DB6 X X : X 0 : 0 1 : 1 DB5 x x : x x : x x : x DB4 - DB0 0 1 : 31 1 : 31 1 : 31 every frame every 1 block : every 31 blocks every 1 block and every frame : every 31 blocks and every frame every 1 block and every 2 frames : every 31 blocks and every 2 frames Polarity Inversion Period Frame Frequency Control (36H) This instruction controls the internal frame frequency. D/I WRB RDB DB7 DB6 DB5 0 0 1 0 0 0 0 1 0 DB4 1 0 DB3 0 0 DB2 1 0 DB1 1 0 DB0 0 LFS LFS: Low frame frequency set for low power consumption. LFS = 0 : Low frequency set OFF (Initial status) LFS = 1 : Low frequency set ON Note: fFR @(LFS=1) = fFR @(LFS=0) / 2 40 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD 256 Color Mode Palettes At 256-color mode, the instruction and parameter below set each Gray Scale level of the Red/Green/Blue. Gray scale level is determined by GS data. Red Palette (38H) D/I WRB RDB DB7 0 0 0 0 0 0 1 0 0 0 0 0 DB6 0 0 0 0 0 0 0 0 0 DB5 1 0 0 0 0 0 0 0 0 DB4 1 DB3 1 DB2 0 DB1 0 DB0 0 GS data "000" to RAM data GS data "001" to RAM data GS data "010" to RAM data GS data "011" to RAM data GS data "100" to RAM data GS data "101" to RAM data GS data "110" to RAM data GS data "111" to RAM data Green Palette (3AH) D/I WRB RDB DB7 0 0 0 0 0 0 1 0 0 0 0 0 DB6 0 0 0 0 0 0 0 0 0 DB5 1 DB4 1 DB3 1 DB2 0 DB1 1 DB0 0 GS data "000" to RAM data GS data "001" to RAM data GS data "010" to RAM data GS data "011" to RAM data GS data "100" to RAM data GS data "101" to RAM data GS data "110" to RAM data GS data "111" to RAM data Blue Palette (3CH) D/I WRB RDB DB7 0 0 0 0 1 0 0 0 DB6 0 0 0 0 0 DB5 1 0 0 0 0 DB4 1 DB3 1 DB2 1 DB1 0 DB0 0 GS data "00" to RAM data GS data "01" to RAM data GS data "10" to RAM data GS data "11" to RAM data 41 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Initial value for each Palette Gray Scale Data 000 001 010 011 100 101 110 111 Red 0 8 12 16 20 24 28 31 Initial Gray Scale Level Green 0 16 24 32 40 48 56 63 Blue 0 12 20 31 - The relationship between Gray Scale level and RAM data for Red/Blue RAM Data DB4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DB3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 DB2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 DB1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 DB0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 GS Level DB4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 DB3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 RAM Data DB2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 DB1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 DB0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 GS Level 42 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD The relationship between Gray Scale level and Gray Scale data for Green GS Data DB5 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DB4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 DB3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 DB2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 DB1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 DB0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 GS Level DB5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 DB4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 GS Data DB3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 DB2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 DB1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 DB0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 GS Level 43 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Entry Mode Set (40H) Setting internal function mode. D/I WRB RDB 0 0 1 DB7 0 0 DB6 1 0 DB5 0 0 DB4 0 0 DB3 0 HL DB2 0 MDI DB1 0 X/Y DB0 0 RMW HL: When GSM is 10 or 11 (256 color mode), Exchange higher and lower byte in 16-bit data bus mode only for "Display Data Write/Read" HL = 0: Not exchanged status (Initial status) HL = 1: Exchanged status MDI: Memory data inversion setting for low power consumption. MDI = 0: Memory data inversion OFF (Initial status) MDI = 1: Memory data inversion ON Memory 00h 00h FFh 00h X/Y: Memory address counter mode setting X/Y = 0: Y address counter mode (Initial status) X/Y = 1: X address counter mode RMW: Read modify write mode ON/OFF select RMW = 0: Read modify write OFF (Initial status) RMW = 1: Read modify write ON. When this mode is on, X(Y) address of on-chip display RAM is not increment in reading display data but in writing display data. X Address Area Set (42H) This instruction and parameter set up the X address areas of the on-chip display data RAM. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 DB1 0 0 0 1 1 0 0 0 0 1 X start address set (Initial Status = 00H) DB0 0 X end address set (Initial Status = A1H) The current X address of the on-chip display data RAM is the X start address by setting this instruction. In X address count mode (X/Y = "H"), the X address is increased from X start address to X end address. When X address is equal to the X end address, the Y address is increased by 1 and the X address returns to X start address. The X start and X end addresses must be set as a pair and X start address must be less than X end address. 44 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Y Address Area Set (43H) This instruction and parameter set up the Y address areas of the on-chip display data RAM. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 DB1 0 0 0 1 1 0 0 0 0 1 Y start address set (Initial Status = 00H) Y end address set (Initial Status = 83H) The current Y address of the on-chip display data RAM is the Y start address by setting this instruction. In Y address count mode (X/Y = "L"), the Y address is increased from Y start address to Y end address. When Y address is equal to the Y end address, the X address is increased by 1 and the Y address returns to Y start address. The Y start and Y end address must be set as a pair and Y start address must be less than Y end address. RAM Skip Area Set (45H) This instruction and parameter set up the X address areas of the on-chip display data RAM. D/I 0 WRB 0 RDB 1 DB7 0 0 DB6 1 0 DB5 0 0 DB4 0 0 DB3 0 0 DB2 1 0 DB1 0 RSK DB0 1 DB0 1 RSK : RAM Skip function ON/OFF set - RSK = 00 : No Skip - RSK = 01 : Y address 40h - 43h skip - RSK = 10 : Y address 3Ch - 47h skip - RSK = 11 : Reserved RAM Skip Area Set RAM Skip Area Set can skip a part of RAM Y-address area. After setting RAM skip area, Y-address count skip this area and count. In other words, Y address after skip area is changed into Y address which added a part for skip area. Memory data Y-address Area Input Display Area Skip Area X-address Area 45 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Display OFF (50H) Turn the display OFF(Initial status). When display is off, all segment and common output are VSS level. D/I 0 WRB 0 RDB 1 DB7 0 DB6 1 DB5 0 DB4 1 DB3 0 DB2 0 DB1 0 DB0 0 Function and Pin condition at Display OFF Function/Pin Condition DC/DC booster(1'st,2'nd,3'rd) SEG and COM outputs ON(Operate) VSS Display ON (51H) Turns the display ON. In case of being standby mode, this instruction does not work. This instruction is executed after standby mode off. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 0 1 0 1 0 0 0 1 Function and Pin condition at Display ON Function/Pin Condition DC/DC booster(1'st,2'nd,3'rd) COM outputs SEG outputs ON(Operate) +VR or VM or -VR V1 or VSS Specified Display Pattern Set (53H) This instruction sets the specified display pattern. D/I 0 WRB 0 RDB 1 DB7 0 0 DB6 1 0 DB5 0 0 DB4 1 0 DB3 0 0 DB2 0 0 DB1 1 SDP DB0 1 SDP : Specified Display Pattern set - SDP = 00 : Normal display - SDP = 01 : Reverse display : Display data reversing mode setting without the contents of the display RAM - SDP = 10 : Whole display pattern becomes OFF regardless of the RAM data. - SDP = 11 : Whole display pattern becomes ON regardless of the RAM data. 46 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Partial Display Mode Set (55H) D/I 0 WRB 0 RDB 1 DB7 0 0 DB6 1 0 DB5 0 0 DB4 1 0 DB3 0 0 DB2 1 0 DB1 0 PDM DB0 1 PT PT: Partial Display ON/OFF - PT = 0: Partial display OFF = Normal mode (Initial status) - PT = 1: Partial display ON PDM: Partial Display mode set - PDM = 0: Partial mode 0 : Duty ratio is same as Normal display mode(initial status) - PDM = 1: Partial mode 1 : Duty ratio is changed from Normal display mode (DSG = 0 : 69 line fixed(including 1 dummy subgroup), DSG = 1 : 66 line fixed(no dummy subgroup)) Applied parameter in PDM0 and PDM1 are summarized as below PDM 0 1 Contrast Contrast control(1) Contrast control(2) Duty Normal 1/69 Bias Bias(1) Bias(2) DC-DC Select DC(1) DC(2) OSC OSC1-OSC2 OSC3-OSC4 PCK DIV(1) DIV(2) Partial Start Line Display Area N line Partial Start Line M line 69 line Fix Partial End Line Partial End Line PDM 0 No display Area PDM 1 : No COM Scanning field (COM = Vm fixed) Except Partial Display Area : COM Timing is existing, but COM = Vm fixed Partial Display Area : Real display field Operation in Partial Display Mode 0 (PDM=0) On scanning except partial display area - SEG output select V0 or V1 level depend on "FR" value. Refer to Page50. - All of COM output is fixed VM level. On scanning partial display area - It is equal to be in normal mode Operation in Partial Display Mode 1 (PDM=1) Display area is from partial start line to partial end line. (COM driver output is fixed VM except display area, only max69 line output COM signal. On scanning except partial display area - SEG output select V0 or V1 level depend on "FR" value. Refer to Page50. - All of COM output is fixed VM level. On scanning partial display area - It is equal to be in normal mode 47 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Partial Display Mode0 Item Duty Bias Contrast Oscillator SEG Output level COM Output level Partial Display Area Out of Partial Display Area Same as normal display mode Same as normal display mode ( Bias(1) setting ) Same as normal display mode ( Contrast(1) setting ) Same as normal display mode ( OSC1 - OSC2 ) Same as normal mode (V1,V0) Same as normal mode (+VR,VM,-VR) Depends on Internal "FR" signal See page 50 VM fixed In case of COM 6 to COM11 Partial display +VR VM -VR Normal Display Mode Partial Display Mode 1 Partial display mode1 Item Duty Bias Contrast Oscillator SEG Output level COM Output level Same as normal mode (V1,V0) Same as normal mode (+VR, VM, -VR) Partial Display Area Out of Partial Display Area 1/69duty Bias(2) setting Contrast(2) setting ( OSC3 - OSC4 ) setting value Depends on "FR" signal See page 50 VM fixed VM fixed Out of Display Area 48 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Partial Display Start Line Set (56H), Partial Display End Line Set(57H) These 2 instructions set the partial display area and it is possible to display a part. Partial Display Start Line Set (56H) D/I WRB RDB DB7 0 0 1 0 DB6 1 DB5 0 DB4 1 DB3 0 DB2 1 DB1 1 DB0 0 Partial start line Partial Display End Line Set (57H) D/I WRB RDB DB7 0 0 1 0 DB6 1 DB5 0 DB4 1 DB3 0 DB2 1 DB1 1 DB0 1 Partial end line COM 0 COM 1 COM 2 COM 3 line 0 line 1 line 2 line 3 : : : COM 158 COM 159 COM 160 COM 161 line 158 line 159 line 160 line 161 Parameter set appoints display line number. At PDM 0, Parameter Size is able to be in a number of Display lines. But that is not able to be over max 69 line at PDM 1. Partial end line must set bigger number than Partial start line. 49 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Example of Segment Voltage in non-display area Frame Subframe N 0 VM Display Off N+1 2 3 VM VM 1 VM 0 +VR COM VM -VR Partial Display Addressing Duty internal polarity counter (FR) V1 V1 V0 V0 V1 V1 V0 V1 V0 SEG V0 V1 VM V0 Area scroll Set (59H) This instruction sets up area scroll field (start line, end line, Lower fixed line number), and it is possible to make screen to display as partial scroll field. D/I WRB RDB DB7 0 0 0 0 1 DB6 1 0 DB5 0 0 DB4 1 0 DB3 1 0 DB2 0 0 DB1 0 SCM DB0 1 Scroll area start line Scroll area end line Lower fixed number SCM: Scroll mode setting DB1 0 0 1 1 DB0 0 1 0 1 Mode Entire display(Initial status) Upper scroll display Lower scroll display Center scroll display 50 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Entire Display Scroll Start Line Set (5AH) Upper Display Lower Display Center Display This instruction and parameter set up scroll start line. On this instruction, scroll start line becomes the first of area scroll field. Scroll operation is occurred every issue of this instruction. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 0 0 1 0 1 0 1 1 0 1 0 Scroll start line Addr0 Addr5 Addr40 Xadr=40 Scroll display Scroll area Addr152 Addr6 COM153 COM161 Lower fix Xadr=153 Xadr=161 Lower fix COM153 COM161 Addr39 Addr153 Addr161 RAM Address. 51 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Normal Mode Set partial start line Set partial end line Set partial mode 0 Set Set Set Set Set scroll mode scroll area start line scroll area end line lower fixed line no. scroll start line Set scroll mode Set scroll area start line Set scroll area end line Set lower fixed line Set scroll start line Set partial start line Check busy flag Set partial end line Set partial mode 0 Scroll/Partial Mode 0 Set scroll mode Set scroll area start line Set scroll area end line Set lower fixed line no. Set scroll start line Release partial mode Partial Mode 0 Set Set Set Set Set Scroll Mode scroll mode scroll area start line scroll area end line lower fixed line no. scroll start line Release partial mode Normal Mode Data Format Select (60H/61H) D/I 0 WRB 0 RDB 1 DB7 0 DB6 1 DB5 1 DB4 0 DB3 0 DB2 0 DB1 0 DB0 DFS DFS: 4,096 Color Mode Data Format Select - 0 : 4,096 Color Data Format A (Initial Status) 8 bit mode : DB[7:0] : XXXXRRRR (1'st write) DB[7:0] : GGGGBBBB(2'nd write) 16 bit mode : DB[15:0] :XXXXRRRRGGGGBBBB (12 bit) - 1 : 4,096 Color Data Format B 8 bit mode : DB[7:0] : RRRRGGGG(1'st write) DB[7:0] : BBBBRRRR (2'nd write) DB[7:0] : GGGGBBBB(3'rd write) 16 bit mode : DB[15:0] :RRRRGGGGBBBBXXXX (12 bit) 52 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Display Data Write/Read D/I 1 1 WRB 0 1 RDB 1 0 DB15 ~ DB8 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Display RAM write in data Display RAM read out data GSM = 00(65,536 Color Mode) (1) 16bit access mode 15 14 13 1'st cycle R4 R3 R3 6 R3 G1 R3 G1 R2 R2 5 R2 G0 R2 G0 2'nd cycle R4 (2) 8bit access mode 7 1'st cycle 2'nd cycle 3'rd cycle 4'th cycle R4 G2 R4 G2 12 R1 R1 4 R1 B4 R1 B4 11 R0 R0 3 R0 B3 R0 B3 10 G5 G5 2 G5 B2 G5 B2 9 G4 G4 1 G4 B1 G4 B1 8 G3 G3 0 G3 B0 G3 B0 7 G2 G2 6 G1 G1 5 G0 G0 4 B4 B4 3 B3 B3 2 B2 B2 1 B1 B1 0 B0 B0 GSM = 01(4,096 Color Mode) (1) 16bit access mode 15 14 13 1'st cycle X X X 6 X G2 X G2 X X 5 X G1 X G1 2'nd cycle X (2) 8bit access mode 7 1'st cycle 2'nd cycle 3'rd cycle 4'th cycle X G3 X G3 12 X X 4 X G0 X G0 11 R3 R3 3 R3 B3 R3 B3 10 R2 R2 2 R2 B2 R2 B2 9 R1 R1 1 R1 B1 R1 B1 8 R0 R0 0 R0 B0 R0 B0 7 G3 G3 6 G2 G2 5 G1 G1 4 G0 G0 3 B3 B3 2 B2 B2 1 B1 B1 0 B0 B0 GSM = 10 or 11 (256 Color Mode) (1) 16bit access mode 15 14 13 1'st cycle R2 R1 R1 6 R1 R1 R1 R1 R0 R0 5 R0 R0 R0 R0 2'nd cycle R2 (2) 8bit access mode 7 1'st cycle 2'nd cycle 3'rd cycle 4'th cycle R2 R2 R2 R2 12 G2 G2 4 G2 G2 G2 G2 11 G1 G1 3 G1 G1 G1 G1 10 G0 G0 2 G0 G0 G0 G0 9 B1 B1 1 B1 B1 B1 B1 8 B0 B0 0 B0 B0 B0 B0 7 R2 R2 6 R1 R1 5 R0 R0 4 G2 G2 3 G1 G1 2 G0 G0 1 B1 B1 0 B0 B0 53 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Status Read D/I 0 WRB 1 RDB 0 DB7 BSY DB6 X/Y DB5 OPRT DB4 PDM DB3 PT DB2 STB DB1 REV DB0 DP This instruction indicates the internal status of the S6B33B2. DP: ( 0 : Display OFF Status, 1 : Display ON Status ) REV: ( 0 : Display Image Non-Reversing, 1 : Display Image Reversing ) STB: ( 0 : Standby Mode OFF Status, 1 : Standby Mode ON Status ) PT: ( 0 : Partial Display Mode OFF Status, 1 : Partial Display Mode ON Status ) PDM: ( 0 : Partial Display Mode 0, 1 : Partial Display Mode 1 ) OPRT: (0: OTP mode non-protection status, 1: OTP mode protection status) X/Y: ( 0 : Y-address Count Mode, 1 : X-address Count Mode ) BSY: ( 0 : No Busy, 1 : Busy ) Set Display Data Length (FCH) This Instruction is only used in 3-pin SPI MPU interface mode(PS="L", MPU[1]="L"). It consists of two continuous commands, the first byte control the data direction(write mode only) and inform the LCD driver the second and third bytes will be number of data bytes will be write. When DI is not used, the Display Data Length instruction is used to indicate that a specified number of display data bytes are to be transmitted. The next byte after the display data string is handled as command data. D/I 0 WRB 0 RDB 1 DB7 1 DB6 1 DB5 1 DB4 1 DB3 1 DB2 1 DB1 0 DB0 0 Number of display data upper 8bits (DDL_H) Number of display data lower 8bits (DDL_L) 54 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD OTP Mode On (EBH) This command is used to turn OTP mode on. (Initial status) RS 0 RW_WR 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 1 DB2 0 DB1 1 DB0 1 OTP Mode Off (EAH) This command is used to turn OTP mode off RS 0 RW_WR 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 1 DB2 0 DB1 1 DB0 0 Offset Volume Set (EDH) This command is used to set offset value x (-32 to +31) to electronic volume by 2s complement. RS 0 0 RW_WR 0 0 DB7 1 0 DB6 1 OPRT DB5 1 P15 DB4 0 P14 DB3 1 P13 DB2 1 P12 DB1 0 P11 DB0 1 P10 OPRT : OTP mode protection bit 0 : OTP cell is able to be programmed 1 : OTP cell isn't able to be programmed P15 0 : 0 0 1 1 P14 1 : 0 0 1 : 0 P13 1 : 0 0 1 : 0 P12 1 : 0 0 1 : 0 P11 1 : 0 0 1 : 0 P10 1 : 1 0 1 : 0 Offset Volume(x) 31 1 0 -1 : -32 OTP Write Enable (EFH) This command is used to write offset value (OV) into EPROM cells. RS 0 RW_WR 0 DB7 1 DB6 1 DB5 1 DB4 0 DB3 1 DB2 1 DB1 1 DB0 1 55 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Test Mode1 (FFH) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 Test Mode2 (FEH) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 0 1 1 1 1 1 1 1 DB1 1 DB0 0 0 1 1 1 1 1 1 1 DB1 1 DB0 1 Test Mode3 (FDH) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 0 1 1 1 1 1 1 1 DB1 0 DB0 1 Test Mode4 (FBH) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 0 1 1 1 1 1 1 0 DB1 1 DB0 1 Test Mode5 (FAH) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 Test Mode6 (F9H) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 Test Mode7(F8) This Instruction is for testing IC. User is not permitted to access. if access, have to reset. D/I WRB RDB DB7 DB6 DB5 DB4 DB3 DB2 0 0 1 1 1 1 1 1 0 DB1 0 DB0 0 0 1 1 1 1 1 1 0 DB1 0 DB0 1 0 1 1 1 1 1 1 0 DB1 1 DB0 0 56 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD INSTRUCTION PARAMETER Table 16. Instruction Parameter Instruction Oscillation Mode Set Driver Output Mode Set DC-DC Set Bias Set DCDC Clock Division Set DCDC and AMP ON/OFF Set Temperature Compensation Set Contrast Control (1) Contrast Control(2) Addressing Mode Set ROW Vector Mode Set N-line Inversion Set Frame Frequency Control Entry Mode Set Hex 02H 10H 20H 22H 24H 26H 28H 2AH 2BH 30H 32H 34H 36H 40H Para. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 X-address Area Set 42H 2 Y-address Area Set 43H 2 RAM Skip Area Set Set Display Data Length Specified Display Pattern Set Partial Display Mode Set Partial Display Start Line Set Partial Display End Line Set 45H FCH 53H 55H 56H 57H 1 2 1 1 1 1 0 0 0 0 0 0 EXT OSC * * * * * * 0 0 0 0 DLN 0 SDIR SWP 0 * * 0 0 * 0 0 0 0 0 0 0 DC(2) DC(1) 0 0 0 0 0 0 0 0 0 0 Bias(2) 0 0 Bias(1) 0 * 0 0 * * 0 0 0 0 DIV(2) 0 0 DIV(1) * * 1 0 * * 1 0 0 0 0 0 AMP DCDC3 DCDC2 DCDC1 * * * * 0 0 0 0 0 0 0 0 0 0 TCS * * * * * * 0 0 Contrast control value in normal and partial display mode0(0 to 255) 0 0 0 0 0 0 0 0 Contrast control value in partial display mode 1(0 to 255) 0 0 0 0 0 0 0 0 GSM DSG SGF SGP SGM 0 * 0 0 1 1 1 0 1 0 0 0 0 INC VEC * * * * 1 1 1 0 FIM FIP 0 N-block Inversion 1 0 * 0 1 1 0 1 0 0 0 0 0 0 0 LFS * * * * * * * 0 0 0 0 0 HL MDI X/Y RMW * * * * * 0 0 0 X Start address set 0 0 0 0 0 0 0 0 X end address set 1 0 1 0 0 0 0 1 Y start address set 0 0 0 0 0 0 0 0 Y end address set 1 0 0 0 0 0 1 1 0 0 0 0 0 0 RSK * * * * * * 0 0 Number of display data DDL_H Number of display data DDL_L 0 0 0 0 0 0 SDP * * * * * * 0 0 0 0 0 0 0 0 PDM PT * * * * * * 0 0 Partial start line 0 0 0 0 0 0 0 0 Partial end line 0 0 0 0 0 0 0 0 57 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Table 16. Instruction Parameter (Continued) Instruction Hex Para. DB7 0 * 0 1 0 Scroll Start Line Set Offset Volume Set 5AH EDH 1 1 0 1 * DB6 0 * 0 0 0 0 1 * DB5 0 * 0 1 0 0 1 * DB4 DB3 DB2 0 0 0 * * * Scroll area start line 0 0 0 Scroll area end line 0 0 0 Lower Fixed number 0 0 0 Scroll start line 0 0 0 0 1 1 0 0 0 DB1 DB0 SCM 0 0 0 0 0 0 0 0 0 1 0 0 1 0 Area Scroll Mode Set 59H 4 58 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Reset Operation When RSTB becomes "L", following procedure is occurred. - X start address: 0, X end address: 161, - Y start address: 0, Y end address: 131 - Display OFF - Read Modify Write Mode OFF - Function Mode Set MDI = 0: Memory Data Inversion OFF OSC = 0: Oscillator OFF EXT = 0: Internal Oscillator Mode REV = 0: Reversing mode OFF X/Y = 0: Y-address Count Mode Standby Mode ON - DCDC Clock Division Set DIV(1) = 10: fPCK = fOSC/16x DIV(2) = 10: fPCK = fOSC/16x - Duty Set Display Duty = 00: 1/132 duty - DC-DC Select DC(1) = 0: X1 step-up DC(2) = 0: X1 step-up - Bias Set Bias(1) = 0H: 1/4 bias Bias(2) = 0H: 1/4 bias - DC/DC and AMP ON/OFF Set AMP =0: Built-in OP-AMP OFF DCDC1 =0: Built-in 1'st booster OFF DCDC2 =0: Built-in 2'nd booster OFF DCDC3 =0: Built-in 3'rd booster OFF - N-block inversion FIM =1: Forcing Inversion ON FIP =0: Forcing Inversion Period in one frame N-block inversion = 0DH: 13 block inversion - Frame Frequency Control LFS =0: Low Frequency Set OFF - Partial Display Mode PT = 0: Partial Display Mode OFF - Partial Display Area Set Partial start line = 00H Partial end line = 00H -Area Scroll Set Mode = 00H : Entire Display Scroll Mode Area Start Line: 00H Area End Line: A1H Lower Fixed Line Number: 00H - Scroll Start Line Set Scroll Start Line: 00H - Addressing Mode Set GSM=00: 65,536 Color Mode DSG = 1: No dummy subgroup SGF = 0: SG Frame Inversion OFF SGM = 1: SG Reverse Mode ON SGP=10: Different phase by 2pixel-unit - Row Vector Mode Set INC =111: Increment every sub-frame VEC=0: R1->R2->R3->R4->R1->... 59 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 POWER ON/OFF SEQENCE Power ON Sequence Power On Set various registers and RAM data if needed (XS,XE,YS,YE,MDI,EXT,REV,XY,DIV,DLN,BIAS,DC, FIM,FIP,N-block,PT,PDM,SMOD,DSG,GSM,SGF, SGM,SGP,INC,VEC, Display Data) Reset Waiting for releasingReset Display ON Standby mode OFF Busy Busy Flag check or waiting for No busy OSC ON DCDC1 ON AMP ON DCDC2 ON DCDC3 ON 60 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Power OFF Sequence Display Off Standby On ( DCDC3 OFF DCDC2 OFF AMP OFF DCDC1 OFF OSC OFF ) Waiting for Discharge Power Off 61 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS Item Supply Voltage range LCD Supply Voltage range Input Voltage range Operating Temperature range Storage Temperature range Symbol VDD3 |VCC - VEE| Vin TOPR TSTR - 0.3 Rating -0.3 to +4.0 22 to VDD +0.3 -30 to +70 -55 to +150 Unit V V V C C OPERATING VOLTAGE Item Supply Voltage (1) Supply Voltage (2) Supply Voltage (3) Symbol VDD3 2Vr VIN Min. 1.8 4.0 2.4 Typ. 3.0 Max. 3.3 20 3.6 Unit V V V 62 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DC CHARACTERISTICS (1) (Vss = 0V, VDD3 = 1.8 to 3.3V, Ta = -30 to 70 C) Item Operating voltage Operating voltage Operating voltage Operating voltage Symbol VDD3 VIN1 VIN2 VIN45 1/4 Bias Operating voltage DC2IN 1/5 Bias 1/6 Bias 1/7 Bias Operating voltage Driving voltage input range Input voltage Output voltage High Low High Low 2Vr VM VCC VEE VIH VIL VOH VOL IIL IOZ FOSC1 IOH = 0.5mA IOL = 0.5mA VIN = VDD or VSS VIN = VDD or VSS R1=90kOhm, (fFR=100Hz target), DSG=0, 162 Duty, Vdd3=3V, Ta=25C R1=300kOhm, (fFR=70Hz target), DSG=0, 66 Duty Vdd3=3V, Ta=25C (*1) (*2) External power supply mode 2Vr = |(+VR)- (-VR)| Condition Min 1.8 2.4 2.4 2.4 1.5 1.33 1.67 1.5 4.0 1.0 5.0 -3.0 0.8VDD VSS 0.8VDD VSS -1.0 -3.0 155.5 172.8 Typ Max 3.3 3.6 7.2 7.2 3.0 2.67 3.33 3.0 20 2.0 12.0 -8.0 VDD 0.2VDD VDD 0.2VDD +1.0 +3.0 190.1 A A kHz OSC1 OSC2 OSC3 OSC4 OSC1 OSC2 OSC3 OSC4 V V V V V V +VR, -VR VMOUT VRP VRN V DC2OUT Unit V V V V VOUT45 Remarks VDD3 VIN1,VIN1A Input leakage current Output leakage current Oscillator Frequency Tolerance Partial 1 Normal or Partial 0 Partial 1 Normal or Partial 0 FOSC2 44.35 49.28 54.21 kHz - Oscillator Frequency Range FOSC1 FOSC2 V1 VM REG_OUT 61.44 29.44 2.0 1.0 - 259.2 88.32 4.0 2.0 2.2 kHz kHz V V - Driving voltage input range Regulator output range REG_ENB = "L" 1.8 (*1) Minimum oscillator frequency range is defined at fFR=60Hz and display line number=96 Maximum oscillator frequency range is defined at fFR=150Hz and display line number=162 (*2) Minimum oscillator frequency range is defined at fFR=40Hz and display line number=69 Maximum oscillator frequency range is defined at fFR=120Hz and display line number=69 63 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 DC CHARACTERISTICS (2) Item SEG Driver output resistance COM Symbol RON-Seg RON-Com Condition V1=3.0 V, V0=0V, Ta = 25C, Iload=50uA VCC=10.5 V, VM=1.5V, VEE=-7.5V, Ta = 25C, Iload=100uA VDD3=VIN1=3.0V, V1=3.0V, Bias(1)=1/6, DC(1)=x1.5, Ta=25C, Display line=162 DSG=1 (No dummy) fOSC1=172.8kHz (fFR=100Hz) No load, No access, All white pattern VDD3=VIN1=3.0V, V1=3.0V, Bias(2)=1/5, DC(2)=x1.5, Ta=25C, 1/66 duty fOSC2=49.28kHz (fFR=70Hz) No load, No access, All white pattern Min - Typ 1.5 1.0 Max 3.0 1.5 Unit k k Remarks SEGn COMn Normal Mode Current consumption Partial1 Mode IDD - 750 950 VDD3 + VIN1 - 300 500 * : "IDD" is determined from lowest power consumption for dc-dc converter. 64 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DC CHARACTERISTICS (3) Item Symbol (+VR) (V1) Voltage shift range(*1) (VM) (-VR) Isource,sink = 250uA Isink = 80uA 20 150 mV mV VM -VR (Vss = 0V, VDD3 = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 C) Condition Min Typ Max Unit Remarks Isource = 80uA Isource = 250uA 150 20 mV mV +VR V1 (*1) Voltage shift means output voltage deference between output current = Iload and no-load. Refer to the following figure. (in case of source current mode) No-load Vx Vx Current = I Load Vy I=0 Vshift = |Vx-Vy| Vy I=ILoad Item Tolerance of Bias ratio Symbol (+VR)_0 (-VR)_0(*1) Condition No load Min -100 Typ - Max +100 Unit mV Remarks +VR -VR (*1) Tolerance of bias ratio definition (+VR)_0 = ((+VR) - VM ) - VM / Bias (-VR)_0 = ( VM - (-VR)) - VM / Bias 65 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 DC CHARACTERISTICS (4) Item Temperature compensation Tolerance of Contrast step of V1 Symbol Vt Vstep Contrast set = FFh Contrast set = 00h V1 VM V1 VM (Vss = 0V, VDD3 = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 C) Condition Min Typ Max Unit Remarks VDD3=VIN1=V1=3.0V, -20 to 70 C -0.02 3.92 3.95 1.95 1.95 0.95 7.84 4.00 2.00 2.00 1.00 +0.02 11.76 4.05 2.05 2.05 1.05 %/C mV V V V V V1 V1 V1 VM V1 VM Voltage range V1 VM Item ||+VR-VM| -|VM -(-VR)|| Offset Voltage A ||V1-VM| -|VM-V0|| B Condition Load current Voltage range Max 150 Unit mV Ref Fig.1 I Load = +100uA (+VR) I Load = -100uA (-VR) I Load = +100uA ( V1, VM ) I Load = +100uA (+VR) I Load = -100uA (-VR) +VR=5.0~12.0 V V1=2.0~4.0V VM=1.0~2.0V -VR=-3.0~-8.0 V 50 mV Fig.2 +VR Vx VM Vy -VR +100uA V1 Va +100uA (both Case A and B) -100uA (Case B) +100uA (Case A) Vb |Vx-Vy| < 150mV VM -100uA V0 |Va-Vb| < 50mV Fig. 1: Offset voltage definition (+VR,VM,-VR) Fig. 2: Offset voltage definition (V1,VM,V0) 66 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD DC CHARACTERISTICS (5) (Vss = 0V, VDD3 = 1.8 to 3.3V, VIN1=2.4 to 3.6V, Ta = -30 to 70 C) Range Min V1OUT Voltage Level VMOUT DC2OUT (*1) This definition is shown as below VIN45 Item Max 4.0 V (DC(1) and DC(2) = X2) (*1) 2.0 V (DC(1) and DC(2) = X2) (*2) 3.33V (DC(1) and DC(2) = X2) (*3) (1/6 Bias, V1OUT = 4V) 2.0 V 1.0 V 1.33V (1/5 Bias, V1OUT = 2V) V1OUT Output VIN45 Delta V V1OUT Delta V > 0.3 V (External VIN45) Delta V > 0.5 V (VIN45 = VOUT45) If V1OUT input voltage is set over VIN45, V1OUT output voltage must be clipped near VIN45. In this case, V1OUT output level must not be unstable. Refer to Fig.1 VIN45 VIN45 - Delta V Fig. 1 V1OUT Input (*2) This definition is shown as below VIN1 VMOUT Output VIN1 Delta V VMOUT Delta V > 0.3 V If VMOUT input voltage is set over VIN1, VMOUT output voltage must be clipped near VIN1. In this case, VMOUT output level must not be unstable. Refer to Fig.2 VIN1 VIN1 - Delta V Fig. 2 VMOUT Input (*3) This definition is shown as below VIN2 DC2OUT Output VIN2 Delta V DC2OUT Delta V > 0.3 V (External VIN2) Delta V > 0.5 V (VIN2 = VOUT45) If DC2OUT input voltage is set over VIN2, DC2OUT output voltage must be clipped near VIN2. In this case, DC2OUT output level must not be unstable. Refer to Fig.3 VIN2 VIN2 - Delta V Fig. 3 DC2OUT Input 67 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 AC CHARACTERISTICS Read / Write Characteristics (8080-series MPU) D/I tAS80 /CS1 (CS2) tPWL80(R), /RD, /W R 0.9VDD 0.1VDD tDS80 DB0 to DB7 (W rite) tACC80 DB0 to DB7 (Read) ** tPWL80(W) and tPWL80(R) is specified in the overlapped period when CS1B is low (CS2 is high) and /W R(/RD) is low. tOD80 tDH80 tPWL80(W) tCY80 tPWH80(R), tPWH80(W) tAH80 Figure 25. Parallel Interface (8080-series MPU) Timing Diagram Table 17. AC Characteristics (8080-series Parallel Mode) (VDD3 = 1.8 to 3.3V, Ta = -30 to +70C) Min. Max. Unit (3.3V/1.8V) 3.3V 1.8V 0 0 150 50 30 50 30 5 28 CL = 100 pF 0 0 360 100 75 100 75 10 54 60 / 120 50 / 100 ns ns ns ns ns Item Address setup time Address hold time System cycle time Pulse width low for write Pulse width High for write Pulse width low for read Pulse width high for read Data setup time Data hold time Read access time Output disable time Signal D/I Symbol tAS80 tAH80 tCY80 tPWLW tPWHW tPWLR tPWHR tDS80 tDH80 tACC80 tOD80 Condition WRB (WRB) RDB (RDB) DB0 to DB15 NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 10 ns or less. (tr + tf) < (tCY80 - tPWLW - tPWHW ) for write, (tr + tf) < (tCY80 - tPWLR - tPWHR ) for read 68 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Read / Write Characteristics (6800-series Microprocessor) D/I,R/W tAS68 tAH68 /CS1 (CS2) tEWH68(R), tEWH68(W) tCY68 tEWL68(R), tEWL68(W) E 0.1VDD 0.9VDD tDS68 tDH68 DB0 to DB7 (Write) tACC68 tOD68 DB0 to DB7 (Read) ** tEWH68(W) and tEWH68(R) is specified in the overlapped period when /CS1 is low (CS2 is high) and E is high. Figure 26. Parallel Interface (6800-series MPU) Timing Diagram Table 18. AC Characteristics (6800-series Parallel Mode) (VDD3 = 1.8 to 3.3V, Ta = -30 to +70C) Min. Max. Unit (3.3V/1.8V) 3.3V 1.8V 0 0 150 50 30 50 30 5 28 CL = 100 pF 0 0 360 100 75 100 75 10 54 60 / 120 50 / 100 ns ns ns ns ns Item Address setup time Address hold time System cycle time Enable width high for write Enable width low for write Enable width high for read Enable width low for read Data setup time Data hold time Read access time Output disable time Signal D/I R/W RDB (E) RDB (E) DB0 to DB15 Symbol tAS68 tAH68 tCY68 tEWHW tEWLW tEWHR tEWLR tDS68 tDH68 TACC68 tOD68 Condition NOTE: *1. The input signal rise time and fall time (tr, tf) is specified at 10 ns or less. (tr + tf) < (tCY68 - tEWHW - tEWLW ) for write, (tr + tf) < (tCY68 - tEWHR - tEWLR ) for read 69 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 Serial Data Interface Timing /CS1 (CS2) 0.1VDD tCSS tSCYC tCSH 0.1VDD tr tSHW tSLW SCL tf tSAS tSAH D/I tSDS tSDH 0.9VDD 0.1VDD 0.9VDD 0.1VDD SDI Table 19. Serial Data Interface Timing (VDD3 = 1.8 to 3.3V, Ta = -30 to +70C) Item SCL Cycle Time SCL High Pulse Width SCL Low Pulse Width SDI Setup time SDI Hold time D/I Setup time D/I Hold time Chip Select Setup time Chip Select Hold time Signal SCL SCL SCL SDI SDI D/I D/I CS1B (CS2) CS1B (CS2) Symbol tSCYC tSHW tSLW tSDS tSDH tSAS tSAH tCSS tCHS Condition Min. 120 60 60 60 60 60 60 60 60 Max. Unit ns ns ns ns ns ns ns ns ns 70 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD Reset Input Timing tRW /RST tR Internal status During reset Reset complete Figure 27. Reset Input Timing Diagram Table 20. AC Characteristics (Reset mode) (VDD3 = 1.8 to 3.3V, Ta = -30 to +70C) Item Reset low pulse width Reset time Signal RSTB Symbol tRW tR Condition Min. 1000 Max. 1000 Unit ns ns SERIES SPECIFICATIONS Product code S6B33B2A01-B0CY S6B33B2A02-B0CY S6B33B2A03-B0CY S6B33B2A04-B0CY Note : In case of S6B33B2A01-B0CY, SEC guarantees only 0.00%/C, not -0.05 and -0.10, -0.15%/C. In case of S6B33B2A02-B0CY, SEC guarantees only -0.05%/C, not -0.00 and -0.1, -0.15%/C. In case of S6B33B2A03-B0CY, SEC guarantees only -0.10%/C, not -0.00 and -0.05, -0.15%/C. In case of S6B33B2A04-B0CY, SEC guarantees only -0.15%/C, not -0.00 and -0.05, -0.10%/C. Temp. Coefficient 0.00%/C -0.05%/C -0.10%/C -0.15%/C TCS Register Set * 00 01 10 11 71 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 External Components SYSTEM APPLICATION DIAGRAM Internal Power Mode VDD3, VDD3R VDD3 or REG_OUT C1 VDD, VDDO REG_OUT Name R1,R2 C1,C2,C3 D1 Rd Device Resistors Capacitors Schottky barrier diode Discharge Resistor Values of external Components Item C1 C2 C3 Capacitance VSS, VSSA, VSSB, VSSO DB15DB0 /RD /WR /CS1 CS2 D/I /RST R1 DB15 to DB0 /RD /WR /CS1 CS2 D/I /RST MPU 1.0 to 4.7F 1.0 to 2.2F 1.0 to 2.2F Vforward = Max. 0.3V at 1mA D1 Vreverse = Min. 15V Rd Typ. 1M ohm Note : Employing Rd is recommended when abnormal display occurs in recovery sequence after detaching battery. (It depends on module or panel characteristics.) Maximum capacitors Item rating voltage of Maximum rating voltage 3V 11V 6V 6V 3V 5V 6V 5V 10V 13V 13V 13V 17V 18V OSC1 R2 OSC2 OSC3 OSC4 OSC5 S6B33B2 VIN1 VIN1, VIN1A C2 C2 C11P C11M C12P C12M VOUT45 C3 VIN45 C21P C21M C22P C22M C23P C23M C24P C24M VEES, VEE VRN C2 C2 C2 C2 VIN2 DC2OUT DC2IN VIN2 REG_OUT to VSS VOUT45 to VSS C11P to C11M C12P to C12M VMOUT to VSS DC2OUT to VSS V1OUT to VSS C21P to C21M C22P to C22M C23P to C23M C24P to C24M VSS to VRN C31P to C31M VRP to VSS C3 V1OUT C3 V1IN VMOUT C3 VMIN D1 V0IN C31P C31M VRP VCC C2 C3 Rd C3 72 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD External Power Mode VDD3, VDD3R VDD3 or REG_OUT C VSS, VSSA, VSSB, VSSO VDD, VDDO REG_OUT DB15 to DB0 /RD /WR /CS1 CS2 D/I /RST R1 DB15 to DB0 /RD /WR /CS1 CS2 D/I MPU /RST OSC1 R2 OSC2 OSC3 OSC4 OSC5 S6B33B2 VIN1 VIN1, VIN1A C11P C11M C12P C12M VOUT45 VIN45 C21P C21M C22P C22M C23P V1IN C23M V1OUT V1IN VMIN C24P C24M VRN VMOUT VMIN VEES, VEE VE E VIN2 DC2OUT DC2IN VIN 2 V0IN C31P C31M VRP VCC VC C 73 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 OTP CALIBRATION MODE SEQUENCE FOR SETTING THE MODIFIED ELECTRONIC VOLUME - Next figure is a Block Diagram of Sequence for Setting the Modified Electronic Volume. Electronic volume 8bit level (EV) ADDER 0 MUX Modified EV 8bit level (MEV) OTP Writing Process INST calibration 6bit offset (INST_OV) OTP calibration 6bit offset (OTP_OV) 1 OTP_MODE ON/OFF Figure 28. Sequence for Setting the Modified Electronic Volume Initially, OTP cell is not programmed and has 6'b00000 value. When the external reset is applied, OTP mode is On. MEV is EV + OTP_OV. Since OTP_OV is 6'b00000, MEV is EV. For V1OUT calibration The instruction "OTP mode off" is executed, and then MEV is EV + OV and user can adjust MEV value using the instruction "Set offset volume register". When MEV overflows or underflows, MEV will be saturated. Repeat this step until end of the calibration. If V1OUT calibration is suitable, OTP writing process is executed, and then OTP cell is programmed and OTP_OV is programmed with OV. Finally, V1OUT calibration process is finished. Again, when the external reset is applied, OTP mode is ON. MEV is EV + OTP_OV. Accordingly MEV is the EV that has always the offset with OTP_OV value. However, if programmed OTP_OV is unlike, the instruction "OTP mode off" can be executed and then MEV will be EV + OV. Accordingly OV can be adjusted with instructions although OTP cell is programmed. 74 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD EPROM CELL STRUCTURE OTP (One Time Programmable) has been implemented on the S6B33B2. The EPROM stores the offset volume for V1OUT calibration after the device has been assembled and calibrated on a LCD module. For OTP programming, OTPD pin and OTPG pin are used. These pins should be available to on the module glass by ITO. The OTP block of the S6B33B2 consists of 7 bits. 1 bit is used for OTP mode protection bit (OPRT), and 6 bits are used for V1OUT calibration (OV5~OV0). OPRT can be read or written automatically in this LSI. EPROM block MSB LSB OPRT OV5 OV4 OV3 OV2 OV1 OV0 Description OPRT : The Offset Volume(OV) can be written to EPROM cells only when OPRT bit = `0' OV5~OV0 : The OV is used for calibrating the V1OUT voltage as an offset to the EV register value. V1OUT CALIBRATION FLOW V1OUT may be calibrated with OTP in the following order.(ex : EV = 32, OV=-3) STEP 1. 2. 3. 4. 5 6. 7. 8 9 10. 0 0 0 0 0 1 0 1 1 1 0 0 1 1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 1 1 0 1 1 1 1 1 0 0 0 0 1 1 0 1 1 1 0 0 0 1 1 1 0 1 0 0 0 or 1 0 0 1 1 RS RW DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0 Description Apply external reset (OTP data read) Set contrast control 1 or 2 by using instruction (EV = 32) OTP mode off by using the instruction Set offset volume by using the instruction (OV = -3) Repeat STEP 4. Until the end of the calibration Apply programming voltages for OTP programming (OTPG=12.5V,OTPD=10) Standby on by using the instruction. OTP write Enable (Only available when OPRT= 0) Apply external reset Cut off programming voltages for OTP programming (OTPG,OTPD) After the external reset, the calibrated data are automatically transferred to the 6-bit reference voltage control register. *Step 6, 7, 8, 9 are OTP_WRITING PROCESS. *OTP_WRITING PROCESS is available when OPRT is zero (if OPRT = 1, OTP cell could not be programmed). 75 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD S6B33B2 VER 1.5 VOLTAGES AND WAVEFORMS FOR OTP PROGRAMMING 12.5V * OTPG 10V * OTPD Pow er Save ON OTP WRITE ENABLE RESETB t1 t2 t3 OTP WRITE MODE Figure 29. Voltages and waveforms for OTP programming (OTP Writing Process) * Note : Voltages for OTPG and OTPD may be changed. Specific timings (t1~t3) Timing t1,t2 t3 Min 100uS 100mS Max 300mS 76 S6B33B2 VER 1.5 132 RGB SEGMENT & 162 COMMON DRIVER FOR 65,536 COLOR STN LCD REVISION HISTORY S6B33B2 Specification Revision History Version 0.0 0.1 0.2 Original Added OTP Calibration Mode Added pad coordinate and pad configuration and pad dimension Modify pad name(p6,7) : Dummy<9:8> -> dmy_test<1:0>, Dummy<14:13> -> dmy_test<3:2> Add the dmy_test pin description (p14) Add the Series Specifications (p71) Add the discharge resistor at the system application diagram (P72) Modify the read status flag (P54) Definition of TBD items Change DLN initial value (P29) Modify the AC Characteristics (P68,69 ) Modify the AC Characteristics (Data hold Time, P68/P69) Add the condition of oscillator frequency tolerance (Additional condition: Vdd3/Ta, P63) Modify the OTP Specific timings (t3 Max. : 2S -> 300mS, P76) Correct the tolerance of contrast step of V1. (P66) Content Date Oct. 2002 Nov.2002 Jan.2003 0.3 Jun.2003 0.4 1.0 1.1 1.2 1.3 1.4 1.5 July.2003 Nov.2003 Jan.2004 Jan.2004 Jan.2004 Feb.2004 Mar.2004 77 |
Price & Availability of S6B33B2
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |